


**Table of Contents**

1	TITLE PAGE
2	PCI SLOT 1 & 2
3	PCI SLOT 3 & 4
4	POWER SUPPLIES-2
5	POWER SUPPLIES-1
6	ETHERNET
7	CPLD
8	BOOT-SBF-BDM
9	ATA
10	FLASH
11	SERIAL
12	CLOCKING
13	SDRAM
14	FPGA
15	PROBES
16	AUDIO-USB
17	USB-BDM INTERFACE

**Revisions**

Rev	Description	Date	Approved
X1	Original Draft	11/08/06	J.W.
X2	Fixed Flash1, serial port interfaces, etc.	07/03/07	M.N.



Compression Logic Analyzer Connectors surrounding processor for access to all switching signals



		<b>Transportation &amp; Standard Products Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: M.Norman & J.Smith	Drawing Title: <b>M54455EVB</b>		
Drawn by: DEVTECH CAD - RO	Page Title: <b>TITLE PAGE</b>		
Approved: JOHN WEIL	Size C	Document Number PDF: SPF-22131 SOURCE: SCH-22131	Rev B
Date: Tuesday, July 03, 2007		Sheet 1 of 17	

PCI SLOT #0

PCI SLOT #1







U1C

PCIA00	C1	RN2A	8	1	220HM	PCI AD0
PCIA01	D2	RN2B	7	2	220HM	PCI AD1
PCIA02	C2	RN2C	6	3	220HM	PCI AD2
PCIA03	E3	RN2D	5	4	220HM	PCI AD3
PCIA04	F1	RN3A	8	1	220HM	PCI AD4
PCIA05	E2	RN3B	7	2	220HM	PCI AD5
PCIA06	F3	RN3C	6	3	220HM	PCI AD6
PCIA07	D3	RN3D	5	4	220HM	PCI AD7
PCIA08	B3	RN4A	5	1	220HM	PCI AD8
PCIA09	A3	RN4B	4	2	220HM	PCI AD9
PCIA10	B4	RN4C	3	3	220HM	PCI AD10
PCIA11	A4	RN4D	2	4	220HM	PCI AD11
PCIA12	B5	RN5A	8	1	220HM	PCI AD12
PCIA13	B8	RN5B	7	2	220HM	PCI AD13
PCIA14	A8	RN5C	6	3	220HM	PCI AD14
PCIA15	D10	RN5D	5	4	220HM	PCI AD15
PCIA16	D4	RN6A	8	1	220HM	PCI AD16
PCIA17	B9	RN6B	7	2	220HM	PCI AD17
PCIA18	B11	RN6C	6	3	220HM	PCI AD18
PCIA19	A11	RN6D	5	4	220HM	PCI AD19
PCIA20	B12	RN7A	8	1	220HM	PCI AD20
PCIA21	B12	RN7B	7	2	220HM	PCI AD21
PCIA22	C12	RN7C	6	3	220HM	PCI AD22
PCIA23	D12	RN7D	5	4	220HM	PCI AD23
PCIA24	E1	RN8A	8	1	220HM	PCI AD24
PCIA25	G3	RN8B	7	2	220HM	PCI AD25
PCIA26	G2	RN8C	6	3	220HM	PCI AD26
PCIA27	J4	RN8D	5	4	220HM	PCI AD27
PCIA28	A10	RN9A	8	1	220HM	PCI AD28
PCIA29	D11	RN9B	7	2	220HM	PCI AD29
PCIA30	D11	RN9C	6	3	220HM	PCI AD30
PCIA31	C11	RN9D	5	4	220HM	PCI AD31
PCICBE3b	G4	RN10A	8	1	220HM	PCI C_BE3
PCICBE2b	E4	RN10B	7	2	220HM	PCI C_BE2
PCICBE1b	D1	RN10C	6	3	220HM	PCI C_BE1
PCICBE0b	B1	RN10D	5	4	220HM	PCI C_BE0
PCIDEVSELb	F2	RN11A	8	1	220HM	PCI DEVSEL
PCIFRAMEb	B7	RN11B	7	2	220HM	PCI FRAME
PCIGNT3BATADMAcKb	C8	RN11C	6	3	220HM	PCI GNT3
PCIGNT2b	C8	RN11D	5	4	220HM	PCI GNT2
PCIGNT1b	C9	RN12A	8	1	220HM	PCI GNT1
PCIGNT0bPCIEXTREOb	D5	RN12B	7	2	220HM	PCI GNT0
PCIDESEL	C3	RN12C	6	3	220HM	PCI IDESEL
PCIRDYb	C3	RN12D	5	4	220HM	PCI IRDY
PCIPAR	C4	RN13A	8	1	220HM	PCI PAR
PCIPERRb	B4	RN13B	7	2	220HM	PCI PERR
PCIREQ3ATAINTRQ	C7	RN13C	6	3	220HM	PCI REQ3
PCIREQ2b	D7	RN13D	5	4	220HM	PCI REQ2
PCIREQ1b	C5	RN14A	8	1	220HM	PCI REQ1
PCIREQ0PCIEXTGNTb	A2	RN14B	7	2	220HM	PCI REQ0
PCIRSTb	B6	RN14C	6	3	220HM	PCI RESET
PCISERRb	A6	RN14D	5	4	220HM	PCI SERR
PCISTOPb	A7	RN15A	8	1	220HM	PCI STOP
PCITRDYb	C10	RN15B	7	2	220HM	PCI TRDY



Cut-Trace Options - Slot 0  
By default, PCI\_REQ0 and PCI\_GNT0 routed directly to PCI slot 0.  
To route through FPGA, cut trace between 1 and 2 on CT1 and solder 1 to 3. Then, cut trace between 1 and 2 on CT2 and solder 1 to 3. Repeat this process for CT3 and CT4.

Cut-Trace Options - Slot 1  
By default, PCI\_REQ1 and PCI\_GNT1 routed directly to PCI slot 1 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT5 and solder 1 to 3. Then, cut trace between 1 and 2 on CT6 and solder 1 to 3.



The ATX power supply provides +/- 12V power to the connectors. This header can be used to monitor the supply.



- PCI Notes:
1. CF\_PCI\_GNTn and CF\_PCI\_REQn signals connect to the FPGA. PCI\_GNTn and PCI\_REQn signals are connected from the FPGA to the PCI slots.
  2. PCI Slot #0 uses PCI\_REQ0 and PCI\_GNT0. PCI Slot #1 uses PCI\_REQ1 and PCI\_GNT1. PCI Slot #2 uses PCI\_REQ2 and PCI\_GNT2. PCI Slot #3 uses PCI\_REQ3 and PCI\_GNT3.
  3. MCF5445x IDESEL connected to PCI\_AD16. PCI Slot #0 IDESEL connected to PCI\_AD17. PCI Slot #1 IDESEL connected to PCI\_AD18. PCI Slot #2 IDESEL connected to PCI\_AD19. PCI Slot #3 IDESEL connected to PCI\_AD20.
  4. The FPGA gathers interrupts from the PCI slots.
  5. JTAG is unusable on PCI connectors.

**freescale** semiconductor

Drawing Title: **M54455EVB**

Page Title: **PCI SLOT #0 AND #1**






Size C	Document Number 870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet 2 of 17	



- PCI Notes:
1. CF\_PCI\_GNTn and CF\_PCI\_REQn signals connect to the FPGA. PCI\_GNTn and PCI\_REQn signals are connected from the FPGA to the PCI slots.
  2. PCI Slot #0 uses PCI\_REQ0 and PCI\_GNT0  
PCI Slot #1 uses PCI\_REQ1 and PCI\_GNT1  
PCI Slot #2 uses PCI\_REQ2 and PCI\_GNT2  
PCI Slot #3 uses PCI\_REQ3 and PCI\_GNT3
  3. MCP5445x IDSEL connected to PCI\_AD16  
PCI Slot #0 IDSEL connected to PCI\_AD17  
PCI Slot #1 IDSEL connected to PCI\_AD18  
PCI Slot #2 IDSEL connected to PCI\_AD19  
PCI Slot #3 IDSEL connected to PCI\_AD20
  4. The FPGA gathers interrupts from the PCI slots.
  5. JTAG is unusable on PCI connectors

Cut-Trace Options - Slot 2  
By default, PCI\_REQ2 and PCI\_GNT2 routed directly to PCI Slot 2 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT7 and solder 1 to 3. Then, cut trace between 1 and 2 on CT8 and solder 1 to 3.







Cut-Trace Options - Slot 3  
By default, PCI\_REQ3 and PCI\_GNT3 routed directly to PCI Slot 3 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT9 and solder 1 to 3. Then, cut trace between 1 and 2 on CT10 and solder 1 to 3.









Drawing Title: <b>M54455EVB</b>		
Page Title: <b>PCI SLOTS #2 &amp; #3</b>		
Size C	Document Number 870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet 3	of 17




### Power Indicators





<b>freescale</b> semiconductor			
Drawing Title:		<b>M54455EVB</b>	
Page Title:		<b>POWER SUPPLIES 1</b>	
Size C	Document Number 870012704-100	Rev B	
Date: Tuesday, July 03, 2007	Sheet 5	of	17



**Ethernet Channel 1**

LED1 indicates a LINK and blinks for activity.


LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.

**Ethernet Channel 0**








LED1 indicates a LINK and blinks for activity.

LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.

Both ports of the Ethernet PHY are placed into RMII mode. The MII management channel is connected to the FEC0 MDC/MDIO interface only (e.g. all MII management communications must go through FEC0). The default PHY addresses of 0x0 (FEC0) and 0x1 (FEC1) are used.











<b>freescale</b> semiconductor		
Drawing Title: <b>M54455EVB</b>		
Page Title: <b>ETHERNET</b>		
Size: C	Document Number: DP83849-100	Rev: B
Date: Tuesday, July 03, 2007	Sheet: 6	of: 17






<b>freescale</b> semiconductor		
Drawing Title: <b>M54455EVB</b>		
Page Title: <b>CPLD</b>		
Size C	Document Number 870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet 7	of 17

SERIAL BOOT FLASH














The CPLD\_MODE[2] setting determines which flash device gets which chip-select (FB\_CS0 or FB\_CS1). The device connected to FB\_CS0 is the boot device.















PCI CLOCK BUFFER





		Drawing Title:	<b>M54455EVB</b>
		Page Title:	<b>CLOCKING</b>
Size C	Document Number	870012704-100	Rev B
Date:	Tuesday, July 03, 2007	Sheet	12 of 17



















These spare test points should be placed in a row. Preferably 0.1 inch spacing.





Drawing Title:	<b>M54455EVB</b>
Page Title:	<b>FPGA</b>
Size C	Document Number 870012704-100
Date: Tuesday, July 03, 2007	Sheet 14 of 17



		Drawing Title:	<b>M54455EVB</b>
		Page Title:	<b>PROBES</b>
Size C	Document Number 870012704-100	Rev B	
Date: Tuesday, July 03, 2007	Sheet 15	of 17	





Layout Notes:

- \* The required 33 ohm series termination resistors should be placed as closely to the USB\_DEV\_DMNS and USB\_DEV\_DPLS outputs as possible.
- \* Route D- and D+ signals on the top or bottom layer of the board keeping them as short as possible with a minimum amount of vias and corners.
- \* Use 45deg turns instead of 90deg turns.
- \* The trace width and spacing of the D- and D+ signals should be such that the differential impedance is 90 Ohms.
- \* Maintain the parallelism (skew matching) between D- and D+. These traces should be the same overall length.

**freescale™**  
semiconductor

Drawing Title: **M54455EVB**


Page Title: **AUDIO AND USB**

Size C	Document Number	870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet	16	of 17



P&E Microcomputer Systems  
USB ColdFire Multilink BDM Interface

- CF\_RESET << BDM\_RESET
- CF\_TEA << FB\_TA
- CF\_DSO >> DSO
- CF\_FREEZE << TCLK\_PSTCLK
- CF\_DSCLK << DSCLK
- CF\_BKPT << BKPT
- PST0 << PSTDDATA0
- PST1 << PSTDDATA1
- PST2 << PSTDDATA2
- PST3 << PSTDDATA3
- CF\_DSI << DSI
- EXTERNAL\_DSI << EXTERNAL\_DSI

 <b>freescale™</b> <small>semiconductor</small>			
Drawing Title:			
<b>P&amp;E CONFIDENTIAL INFORMATION</b>			
Page Title:			
<b>USB TO BDM COLDFIRE REFERENCE DESIGN</b>			
Size C	Document Number PDF: SPF-22131	SOURCE: SCH-22131	Rev B
Date: Tuesday, July 03, 2007	1	Sheet 17	of 17