



# 数字滤波器 在FPGA中的实现

# 数字滤波器在FPGA中的实现

## FIR、IIR滤波器的理论实现

1. FIR、IIR滤波器的设计（X通）
2.  $H(S)$  到  $H(Z)$  的转换
3. 几种典型的滤波器
4. FIR和IIR滤波器的特性比较及应用场合

## FIR及IIR的硬件实现

DSP的实现与FPGA实现的不同之处

# 数字滤波器在FPGA中的实现

## 滤波器在FPGA中实现

1. 结构特点
2. 抽取滤波器的实现方法（例如2：1抽取滤波器）
3. 插值滤波器的实现方法（例如1：2插值滤波器）
4. 利用系数的特点简化滤波器结构，节省资源

# 几个概念

## 零极点对幅频特性的影响

$$H(e^{j\omega}) = |H(e^{j\omega})| e^{j\arg[H(e^{j\omega})]}$$

$$|H(e^{j\omega})| = |A| \frac{\text{所有零点矢量长度之积}}{\text{所有极点矢量长度之积}}$$

$$\arg[H(e^{j\omega})] = \text{所有零点矢量相角和} \\ - \text{所有极点矢量相角和}$$

# 一个例子



$$H(z) = 1 - z^{-N} = \frac{z^N - 1}{z^N}$$

零点:  $z^N - 1 = 0 \Rightarrow z = e^{j\frac{2\pi k}{N}} (k = 0, 1, \dots, N-1)$


极点:  $z=0$  N阶极点

# N=8的幅频特性

梳状滤波器



# 滤波器的技术指标



通带截止频率  $\Omega_p$

通带内允许最大波动  $\alpha_p$

阻带下限频率  $\Omega_s$

阻带内允许最小衰减  $\alpha_s$

$$\alpha_p = -20 \lg |H_\alpha(j\Omega_p)|$$

$$\alpha_s = -20 \lg |H_\alpha(j\Omega_s)|$$

# 数字滤波网络

数字滤波网络可以用差分方程、单位取样响应及系统函数进行描述。

$$y(n) = \sum_{i=0}^M b_i x(n-i) + \sum_{k=1}^N a_k y(n-k)$$

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{i=0}^M b_i z^{-i}}{1 - \sum_{k=1}^N a_k z^{-k}}$$

差分方程表明：

数字滤波的基本运算单元是  
乘法器、加法器和延迟器。

对给定的差分方程或系统函数，  
由这些基本算法构成的算法有很多种

$$\begin{aligned} H(z) &= \frac{1}{1-0.8z^{-1}+0.15z^{-2}} \\ &= \frac{-1.5}{1-0.3z^{-1}} + \frac{2.5}{1-0.5z^{-1}} \\ &= \frac{1}{1-0.3z^{-1}} * \frac{1}{1-0.5z^{-1}} \end{aligned}$$

# 网络结构的分类

$$y(n) = \sum_{i=0}^M b_i x(n-i) + \sum_{k=1}^N a_k y(n-k)$$

$N=0$

FIR滤波器


$$y(n) = \sum_{r=0}^M b_r x(n-r)$$

$N \neq 0$

IIR滤波器

$$y(n) = \sum_{i=0}^M b_i x(n-i) + \sum_{k=1}^N a_k y(n-k)$$


# 数字滤波器的设计过程



# H (S) 到H (Z) 的转换


转换必须满足的要求:

- 因果稳定的滤波器转换成数字滤波器后, 仍是因果稳定的
- 数字滤波器的频响应模仿H (S) 的频响




# 窗函数法设计FIR滤波器

$$H_d(e^{j\omega}) \dashrightarrow h_d(n) = \frac{1}{2\pi} \int_{-\pi}^{\pi} H_d(e^{j\omega}) e^{jn\omega} d\omega$$



$$n) = \quad n) \quad N \quad n)$$

引起误差  
吉布斯效应 (Gibbs)



# IIR与FIR数字滤波器的比较

	IIR	FIR
功能	低阶数达到高选择性 性	高阶数达到高选择性 性
结构		
设计工具		


# FIR滤波器的硬件实现

---


DSP

FPGA

专用芯片





# FIR滤波器




固定？变化？

	iter	ut	ut
le	$S_0 k_0$	$+ 0$	$+ 0$
le	$S_1 k_0$	$+ S_0 k_1$	$+ 0$
le	$S_2 k_0$	$+ S_1 k_1$	$+ S_0 k_2$


# FIR滤波器




# 单通道滤波器




# 双通道滤波器






FIR Filter Output	
Cycle 1	$(0) + S_0k_0$
Cycle 2	$(S_0k_1) + S_1k_0$
Cycle 3	$(S_0k_2 + S_1k_1) + S_0k_2$




Inverse FIR Filter Output	
Cycle 1	$(0) + S_0k_0$
Cycle 2	$(S_0k_1) + S_1k_0$
Cycle 3	$(S_0k_2 + S_1k_1) + S_0k_2$


# Inverse FIR Operation - Cycle 1



# Inverse FIR Operation - Cycle 2



# Inverse FIR Operation - Cycle 3




# 常系数的乘法

$$\begin{array}{r}
 21 \\
 \times 94 \\
 \hline
 084 \\
 +1290 \\
 \hline
 1314
 \end{array}$$


0	x	21	=	000
1	x	21	=	021
2	x	21	=	042
3	x	21	=	063
4	x	21	=	084
5	x	21	=	0A5
6	x	21	=	0C6
7	x	21	=	0E7
8	x	21	=	108
9	x	21	=	129
A	x	21	=	14A
B	x	21	=	16B
C	x	21	=	18C
D	x	21	=	1AD
E	x	21	=	1CE
F	x	21	=	1EF



可以以16进制做乘法（每次计算4位）



将预计算的结果存储在ROM中


加法器计入0000的移位






不需要关心进位，因为 ROM 1 和 ROM 2 的值是偏移4位，加法器不会溢出。

# 另一种结构.....






需要比输入数据率高4倍的时钟，如果我们需要输出数据是16M的，那么我们就需要64M的时钟


# 有符号数？

-1 = 1111 1111 1111 1111




所有乘法ROM存储18位有符号结果  
(0->15) x 有符号的系数.

有符号数需要由4位译码得出数据是正，还是负，这使得ROM的内容变的复杂。




另一种实现方法----使用加/减模型






# 滤波器系数--对称性



$$(S_n \times 27) + (S_{n+7} \times 27) = (S_n + S_{n+7}) \times 27$$

在对称系统，系数  
成对出现






SYMMETRIC




ANTISYMMETRIC


# 抽取滤波器(Decimating Filter)




# 抽取滤波器





# 抽取滤波器




# 插值滤波器



# 插值滤波器




# 插值滤波器(1:2)




### 各时间系统输出值

S (t)								Time
X(1)	X(8)	X(2)	X(7)	X(3)	X(6)	X(4)	X(5)	T=1
X(9)	X(2)	X(8)	X(3)	X(7)	X(4)	X(6)	X(5)	T=2
X(2)	X(9)	X(3)	X(8)	X(4)	X(7)	X(5)	X(6)	T=3
X(10)	X(3)	X(9)	X(4)	X(8)	X(5)	X(7)	X(6)	T=4




# 插值滤波器



移位寄存器结构

# 卷积2维对称FIR滤波器

C3	C2	C3
C2	C1	C2
C3	C2	C3



Thank You For Your Attention.

