

High Performance, ISM Band, FSK/ASK Transceiver IC

ADF7020

FEATURES

Low power, low IF transceiver Frequency bands 431 MHz to 478 MHz 862 MHz to 956 MHz Data rates supported 0.15 kbps to 200 kbps, FSK 0.15 kbps to 64 kbps, ASK 2.3 V to 3.6 V power supply Programmable output power −16 dBm to +13 dBm in 0.3 dBm steps Receiver sensitivity −119 dBm at 1 kbps, FSK −112 dBm at 9.6 kbps, FSK −106.5 dBm at 9.6 kbps, ASK Low power consumption 19 mA in receive mode

26.8 mA in transmit mode (10 dBm output)

On-chip VCO and fractional-N PLL On-chip 7-bit ADC and temperature sensor Fully automatic frequency control loop (AFC) compensates for ±25 ppm crystal at 862 MHz to 956 MHz or ±50 ppm at 431 MHz to 478 MHz Digital RSSI Integrated TRx switch Leakage current of <1 μA in power-down mode

APPLICATIONS

Low cost wireless data transfer Remote control/security systems Wireless metering Keyless entry Home automation Process and building control Wireless voice

FUNCTIONAL BLOCK DIAGRAM

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

6/05—Revision 0: Initial Version

GENERAL DESCRIPTION

The ADF7020 is a low power, highly integrated FSK/GFSK/ ASK/OOK/GOOK transceiver designed for operation in the license-free ISM bands at 433 MHz, 868 MHz, and 915 MHz, as well as the proposed Japanese RFID band at 950 MHz. It is suitable for circuit applications that meet either the European ETSI-300-220 or the North American FCC (Part 15) regulatory standards. A complete transceiver can be built using a small number of external discrete components, making the ADF7020 very suitable for price-sensitive and area-sensitive applications.

The transmit section contains a VCO and low noise fractional-N PLL with output resolution of <1 ppm. This frequency agile PLL allows the ADF7020 to be used in frequency hopping spread spectrum (FHSS) systems. The VCO operates at twice the fundamental frequency to reduce spurious emissions and frequency pulling problems.

The transmitter output power is programmable in 0.3 dB steps from −16 dBm to +13 dBm. The transceiver RF frequency, channel spacing, and modulation are programmable using a simple 3-wire interface. The device operates with a power supply range of 2.3 V to 3.6 V and can be powered down when not in use.

A low IF architecture is used in the receiver (200 kHz), minimizing power consumption and the external component count and avoiding interference problems at low frequencies. The ADF7020 supports a wide variety of programmable features, including Rx linearity, sensitivity, and IF bandwidth, allowing the user to trade off receiver sensitivity and selectivity against current consumption, depending on the application. The receiver also features a patent-pending automatic frequency control (AFC) loop, allowing the PLL to track out the frequency error in the incoming signal.

An on-chip ADC provides readback of an integrated temperature sensor, an external analog input, the battery voltage, or the RSSI signal, which provides savings on an ADC in some applications. The temperature sensor is accurate to $\pm 10^{\circ}$ C over the full operating temperature range of −40°C to +85°C. This accuracy can be improved by doing a 1-point calibration at room temperature and storing the result in memory.

SPECIFICATIONS

VDD = 2.3 V to 3.6 V, GND = 0 V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical specifications are at VDD = 3 V, $T_A = 25^{\circ}$ C. All measurements are performed using the EVAL-ADF7020DBX using PN9 data sequence, unless otherwise noted.

¹ Higher data rates are achievable, depending on local regulations.

2 For the definition of frequency deviation, see th[e Register 2—Transmit Modulation Register \(FSK Mode\) s](#page-32-1)ection.

3 For the definition of GFSK frequency deviation, see the [Register 2—Transmit Modulation Register \(GFSK/GOOK Mode\)](#page-33-1) section.

⁴ Measured as maximum unmodulated power. Output power varies with both supply and temperature.
⁵ Eor matching details, see the LNA/PA Matching section and the AN-764 Application Note

 5 For matching details, see th[e LNA/PA Matching](#page-24-1) section and the [AN-764](http://www.analog.com/en/Search/productSearch.asp?queryText=an-764&la=English&reqPg=1) Application Note.
 6 Sensitivity for combined matching network case is typically 2 dB less than senarate matchi

⁶ Sensitivity for combined matching network case is typically 2 dB less than separate matching networks.

⁷ Se[e Table 5 f](#page-19-1)or a description of different receiver modes.

8 Follow the matching and layout guidelines to achieve the relevant FCC/ETSI specifications.

TIMING CHARACTERISTICS

VDD = 3 V \pm 10%, VGND = 0 V, T_A = 25°C, unless otherwise noted. Guaranteed by design, not production tested.

TIMING DIAGRAMS

Figure 3. Readback Timing Diagram

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 3.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

 1 GND = CPGND = RFGND = DGND = AGND = 0 V.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 7. Phase Noise Response at 868.3 MHz, VDD = 3.0 V, ICP = 1.5 mA

01975-059

Figure 8. Output Spectrum in FSK and GFSK Modulation

Figure 9. IF Filter Response

Figure 10. Harmonic Response, RF_{OUT} Matched to 50 Ω , No Filter

Figure 11. Harmonic Response, Murata Dielectric Filter

01975-055

01975-055

Figure 12. Output Spectrum in ASK, OOK, and GOOK Modes, DR = 10 kbps

Figure 13. PA Output Power vs. Setting

Figure 14. Wideband Interference Rejection; Wanted Signal (880 MHz) at 3 dB above Sensitivity Point Interferer = FM Jammer (9.76 kbps, 10 kHz Deviation)

Figure 15. Digital RSSI Readback Linearity

Figure 16. Sensitivity vs. VDD and Temperature

Figure 17. BER vs. Data Rate (Combined Matching Network) Separate LNA and PA Matching Paths Typically Improve Performance by 2 dB

01975-063

Figure 18. Sensitivity vs. Frequency Error with AFC On/Off

FREQUENCY SYNTHESIZER

REFERENCE INPUT

The on-board crystal oscillator circuitry (see [Figure 19\)](#page-14-2) can use an inexpensive quartz crystal as the PLL reference. The oscillator circuit is enabled by setting R1_DB12 high. It is enabled by default on power-up and is disabled by bringing CE low. Errors in the crystal can be corrected using the automatic frequency control (see the [AFC](#page-22-1) section) feature or by adjusting the fractional-N value (see the [N Counter](#page-15-0) section). A single-ended reference (TCXO, CXO) can also be used. The CMOS levels should be applied to OSC2 with R1_DB12 set low.

Figure 19. Oscillator Circuit on the ADF7020

01975-005

 005 1975.

Two parallel resonant capacitors are required for oscillation at the correct frequency; their values are dependent on the crystal specification. They should be chosen so that the series value of capacitance added to the PCB track capacitance adds up to the load capacitance of the crystal, usually 20 pF. Track capacitance values vary from 2 pF to 5 pF, depending on board layout. Where possible, choose capacitors that have a very low temperature coefficient to ensure stable frequency operation over all conditions.

CLKOUT Divider and Buffer

The CLKOUT circuit takes the reference clock signal from the oscillator section, shown in [Figure 19](#page-14-2), and supplies a divideddown 50:50 mark-space signal to the CLKOUT pin. An even divide from 2 to 30 is available. This divide number is set in R1_DB[8:11]. On power-up, the CLKOUT defaults to divide-by-8.

To disable CLKOUT, set the divide number to 0. The output buffer can drive up to a 20 pF load with a 10% rise time at 4.8 MHz. Faster edges can result in some spurious feedthrough to the output. A small series resistor (50 Ω) can be used to slow the clock edges to reduce these spurs at FCLK.

R Counter

The 3-bit R counter divides the reference input frequency by an integer from 1 to 7. The divided-down signal is presented as the reference clock to the phase frequency detector (PFD). The divide ratio is set in Register 1. Maximizing the PFD frequency reduces the N value. This reduces the noise multiplied at a rate of 20 log(N) to the output, as well as reducing occurrences of spurious components. The R register defaults to $R = 1$ on power-up

PFD [Hz] = *XTAL/R*

MUXOUT and Lock Detect

The MUXOUT pin allows the user to access various digital points in the ADF7020. The state of MUXOUT is controlled by Bits R0_DB[29:31].

Regulator Ready

Regulator ready is the default setting on MUXOUT after the transceiver has been powered up. The power-up time of the regulator is typically 50 μs. Because the serial interface is powered from the regulator, the regulator must be at its nominal voltage before the ADF7020 can be programmed. The status of the regulator can be monitored at MUXOUT. When the regulator ready signal on MUXOUT is high, programming of the ADF7020 can begin.

Digital Lock Detect

Digital lock detect is active high. The lock detect circuit is located at the PFD. When the phase error on five consecutive cycles is less than 15 ns, lock detect is set high. Lock detect remains high until 25 ns phase error is detected at the PFD. Because no external components are needed for digital lock detect, it is more widely used than analog lock detect.

Analog Lock Detect

This N-channel open-drain lock detect should be operated with an external pull-up resistor of 10 kΩ nominal. When a lock has been detected, this output is high with narrow low-going pulses.

Voltage Regulators

The ADF7020 contains four regulators to supply stable voltages to the part. The nominal regulator voltage is 2.3 V. Each regulator should have a 100 nF capacitor connected between CREG and GND. When CE is high, the regulators and other associated circuitry are powered on, drawing a total supply current of 2 mA. Bringing the chip-enable pin low disables the regulators, reduces the supply current to less than 1 μA, and erases all values held in the registers. The serial interface operates off a regulator supply; therefore, to write to the part, the user must have CE high and the regulator voltage must be stabilized. Regulator status (CREG4) can be monitored using the regulator ready signal from MUXOUT.

Loop Filter

The loop filter integrates the current pulses from the charge pump to form a voltage that tunes the output of the VCO to the desired frequency. It also attenuates spurious levels generated by the PLL. A typical loop filter design is shown in [Figure 22](#page-15-1).

Figure 22. Typical Loop Filter Configuration

01975-008

1975-008

In FSK, the loop should be designed so that the loop bandwidth (LBW) is approximately five times the data rate. Widening the LBW excessively reduces the time spent jumping between frequencies, but it can cause insufficient spurious attenuation.

For ASK systems, a wider LBW is recommended. The sudden large transition between two power levels can result in VCO pulling and can cause a wider output spectrum than is desired. By widening the LBW to more than 10 times the data rate, the amount of VCO pulling is reduced, because the loop settles quickly back to the correct frequency. The wider LBW can restrict the output power and data rate of ASK-based systems compared with FSK-based systems.

Narrow-loop bandwidths can result in the loop taking long periods of time to attain lock. Careful design of the loop filter is critical to obtaining accurate FSK/GFSK modulation.

For GFSK, it is recommended that an LBW of 2.0 to 2.5 times the data rate be used to ensure that sufficient samples are taken of the input data while filtering system noise. The free design tool ADIsimPLL can be used to design loop filters for the ADF7020.

N Counter

The feedback divider in the ADF7020 PLL consists of an 8-bit integer counter and a 15-bit Σ-Δ fractional-N divider. The integer counter is the standard pulse-swallow type common in PLLs. This sets the minimum integer divide value to 31. The fractional divide value gives very fine resolution at the output, where the output frequency of the PLL is calculated as

$$
Four = \frac{XTAL}{R} \times (Integer_{N} + \frac{Fractional_{N}}{2^{15}})
$$

The combination of the integer_N (maximum = 255) and the fractional_N (maximum = $16383/16384$) give a maximum N divider of 255 + 1. Therefore, the minimum usable PFD is

PFDMIN [Hz] = *Maximum Required Output Frequency*/(255 + 1)

For example, when operating in the European 868 MHz to 870 MHz band, PFD_{MIN} equals 3.4 MHz.

Voltage Controlled Oscillator (VCO)

To minimize spurious emissions, the on-chip VCO operates from 1724 MHz to 1912 MHz. The VCO signal is then divided by 2 to give the required frequency for the transmitter and the required LO frequency for the receiver.

The VCO should be recentered, depending on the required frequency of operation, by programming the VCO Adjust Bits R1_DB[20:21].

The VCO is enabled as part of the PLL by the PLL-enable bit, R0_DB28.

A further frequency divide-by-2 is included to allow operation in the lower 433 MHz and 460 MHz bands. To enable operation in these bands, R1_DB13 should be set to 1. The VCO needs an external 22 nF between the VCO and the regulator to reduce internal noise.

VCO Bias Current

VCO bias current can be adjusted using Bit R1_DB19 to Bit R1_DB16. To ensure VCO oscillation, the minimum bias current setting under all conditions is 0x8.

CHOOSING CHANNELS FOR BEST SYSTEM PERFORMANCE

The fractional-N PLL allows the selection of any channel within 868 MHz to 956 MHz (and 433 MHz using divide-by-2) to a resolution of <300 Hz. This also facilitates frequency hopping systems.

Careful selection of the RF transmit channels must be made to achieve best spurious performance. The architecture of fractional-N results in some level of the nearest integer channel moving through the loop to the RF output. These beat-note spurs are not attenuated by the loop, if the desired RF channel and the nearest integer channel are separated by a frequency of less than the LBW.

The occurrence of beat-note spurs is rare, because the integer frequencies are at multiples of the reference, which is typically >10 MHz.

Beat-note spurs can be significantly reduced in amplitude by avoiding very small or very large values in the fractional register, using the frequency doubler. By having a channel 1 MHz away from an integer frequency, a 100 kHz loop filter can reduce the level to <−45 dBc.

TRANSMITTER

RF OUTPUT STAGE

The PA of the ADF7020 is based on a single-ended, controlled current, open-drain amplifier that has been designed to deliver up to 13 dBm into a 50 Ω load at a maximum frequency of 956 MHz.

The PA output current and, consequently, the output power are programmable over a wide range. The PA configurations in FSK/GFSK and ASK/OOK modulation modes are shown in [Figure 25](#page-17-2) and [Figure 26,](#page-17-3) respectively. In FSK/GFSK modulation mode, the output power is independent of the state of the DATA I/O pin. In ASK/OOK modulation mode, it is dependent on the state of the DATA I/O pin and Bit R2_DB29, which selects the polarity of the TxData input. For each transmission mode, the output power can be adjusted as follows:

• **FSK/GFSK**

The output power is set using Bits R2 DB[9:14].

• **ASK**

The output power for the inactive state of the TxData input is set by Bits R2_DB[15:20]. The output power for the active state of the TxData input is set by Bits R2_DB[9:14].

• **OOK**

The output power for the active state of the TxData input is set by Bits R2_DB[9:14]. The PA is muted when the TxData input is inactive.

Figure 25. PA Configuration in FSK/GFSK Mode

Figure 26. PA Configuration in ASK/OOK Mode

The PA is equipped with overvoltage protection, which makes it robust in severe mismatch conditions. Depending on the application, one can design a matching network for the PA to exhibit optimum efficiency at the desired radiated output power level for a wide range of different antennas, such as loop or monopole antennas. See the [LNA/PA Matching](#page-24-2) section for details.

PA Bias Currents

Control Bits R2_DB[30:31] facilitate an adjustment of the PA bias current to further extend the output power control range, if necessary. If this feature is not required, the default value of 7 μA is recommended. The output stage is powered down by resetting Bit R2_DB4. To reduce the level of undesired spurious emissions, the PA can be muted during the PLL lock phase by toggling this bit.

MODULATION SCHEMES

Frequency Shift Keying (FSK)

Frequency shift keying is implemented by setting the N value for the center frequency and then toggling this with the TxData line. The deviation from the center frequency is set using Bits R2_DB[15:23]. The deviation from the center frequency in Hz is

$$
FSKDEVIATION [Hz] = \frac{PFD \times Modulation Number}{2^{14}}
$$

where *Modulation Number* is a number from 1 to 511 (R2_DB[15:23]).

Select FSK using Bits R2_DB[6:8].

01975-011

Gaussian Frequency Shift Keying (GFSK)

Gaussian frequency shift keying reduces the bandwidth occupied by the transmitted spectrum by digitally prefiltering the TxData. A TxCLK output line is provided from the ADF7020 for synchronization of TxData from the microcontroller. The TxCLK line can be connected to the clock input of a shift register that clocks data to the transmitter at the exact data rate.

Setting Up the ADF7020 for GFSK

To set up the frequency deviation, set the PFD and the mod control bits

$$
GFSK_{DEVIATION} \text{ [Hz]} = \frac{PFD \times 2^m}{2^{12}}
$$

where *m* is GFSK_MOD_CONTROL set using R2_DB[24:26].

To set up the GFSK data rate

$$
DR[bps] = \frac{PFD}{DIVIDER_FACTOR \times INDEX_COUNTER}
$$

The INDEX_COUNTER variable controls the number of intermediate frequency steps between the low and high frequency. It is usually possible to achieve a given data-rate with various combinations of DIVIDER_FACTOR and INDEX_COUNTER. Choosing a higher INDEX_COUNTER can help in improving the spectral performance.

Amplitude Shift Keying (ASK)

Amplitude shift keying is implemented by switching the output stage between two discrete power levels. This is accomplished by toggling the DAC, which controls the output level between two 6-bit values set up in Register 2. A 0 TxData bit sends Bits R2_DB[15:20] to the DAC. A high TxData bit sends Bits R2_DB[9:14] to the DAC. A maximum modulation depth of 30 dB is possible.

On-Off Keying (OOK)

On-off keying is implemented by switching the output stage to a certain power level for a high TxData bit and switching the output stage off for a zero. For OOK, the transmitted power for a high input is programmed using Bits R2_DB[9:14].

Gaussian On-Off Keying (GOOK)

Gaussian on-off keying represents a prefiltered form of OOK modulation. The usually sharp symbol transitions are replaced with smooth Gaussian filtered transitions, the result being a reduction in frequency pulling of the VCO. Frequency pulling of the VCO in OOK mode can lead to a wider than desired BW, especially if it is not possible to increase the loop filter BW > 300 kHz. The GOOK sampling clock samples data at the data rate (see the [Setting Up the ADF7020 for GFSK](#page-18-1) section).

RECEIVER **RF FRONT END**

The ADF7020 is based on a fully integrated, low IF receiver architecture. The low IF architecture facilitates a very low external component count and does not suffer from power-line induced interference problems.

[Figure 28](#page-19-2) shows the structure of the receiver front end. The many programming options allow users to trade off sensitivity, linearity, and current consumption against each other in the way best suitable for their applications. To achieve a high level of resilience against spurious reception, the LNA features a differential input. Switch SW2 shorts the LNA input when transmit mode is selected $(R0$ DB27 = 0). This feature facilitates the design of a combined LNA/PA matching network, avoiding the need for an external Rx/Tx switch. See the [LNA/PA Matching](#page-24-2) section for details on the design of the matching network.

Figure 28. ADF7020 RF Front End

The LNA is followed by a quadrature down conversion mixer, which converts the RF signal to the IF frequency of 200 kHz. It is important to consider that the output frequency of the synthesizer must be programmed to a value 200 kHz below the center frequency of the received channel.

Table 5. LNA/Mixer Modes

The LNA has two basic operating modes: high gain/low noise mode and low gain/low power mode. To switch between these two modes, use the LNA_mode bit, R6_DB15. The mixer is also configurable between a low current and an enhanced linearity mode using the mixer_linearity bit, R6_DB18.

Based on the specific sensitivity and linearity requirements of the application, it is recommended to adjust control bits LNA_mode (R6_DB15) and mixer_linearity (R6_DB18), as outlined in [Table 5](#page-19-3).

The gain of the LNA is configured by the LNA_gain field, R9_DB[20:21], and can be set by either the user or the automatic gain control (AGC) logic.

IF Filter Settings/Calibration

Out-of-band interference is rejected by means of a fourth-order Butterworth polyphase IF filter centered around a frequency of 200 kHz. The bandwidth of the IF filter can be programmed between 100 kHz and 200 kHz by using Control Bits R1_DB[22:23] and should be chosen as a compromise between interference rejection, attenuation of the desired signal, and the AFC pull-in range.

To compensate for manufacturing tolerances, the IF filter should be calibrated once after power-up. The IF filter calibration logic requires that the IF filter divider in Bits R6_DB[20:28] be set as dependent on the crystal frequency. Once initiated by setting Bit R6_DB19, the calibration is performed automatically without any user intervention. The calibration time is 200 μs, during which the ADF7020 should not be accessed. It is important not to initiate the calibration cycle before the crystal oscillator has fully settled. If the AGC loop is disabled, the gain of IF filter can be set to three levels using the filter_gain field, R9_DB[20:21]. The filter gain is adjusted automatically, if the AGC loop is enabled.

RSSI/AGC

The RSSI is implemented as a successive compression log amp following the base-band channel filtering. The log amp achieves ±3 dB log linearity. It also doubles as a limiter to convert the signal-to-digital levels for the FSK demodulator. The RSSI itself is used for amplitude shift keying (ASK) demodulation. In ASK mode, extra digital filtering is performed on the RSSI value. Offset correction is achieved using a switched capacitor integrator in feedback around the log amp. This uses the BB offset clock divide. The RSSI level is converted for user readback and digitally controlled AGC by an 80-level (7-bit) flash ADC. This level can be converted to input power in dBm.

RSSI Thresholds

When the RSSI is above AGC_HIGH_THRESHOLD, the gain is reduced. When the RSSI is below AGC_LOW_THRESHOLD, the gain is increased. A delay (AGC_DELAY) is programmed to allow for settling of the loop. The user programs the two threshold values (recommended defaults, 30 and 70) and the delay (default, 10). The default AGC setup values should be adequate for most applications. The threshold values must be chosen to be more than 30 apart for the AGC to operate correctly.

Offset Correction Clock

In [Register 3,](#page-34-1) the user should set the BB offset clock divide bits R3 DB[4:5] to give an offset clock between 1 MHz and 2 MHz, where

BBOS_CLK (Hz) = *XTAL*/(*BBOS_CLK_DIVIDE*)

BBOS_CLK_DIVIDE can be set to 4, 8, or 16.

AGC Information and Timing

AGC is selected by default, and operates by selecting the appropriate LNA and filter gain settings for the measured RSSI level. It is possible to disable AGC by writing to Register 9 if you want to enter one of the modes listed in [Table 5](#page-19-3), for example. The time for the AGC circuit to settle and, hence, the time it takes to take an accurate RSSI measurement is typically 150 μs, although this depends on how many gain settings the AGC circuit has to cycle through. After each gain change the AGC loop waits for a programmed time to allow transients to settle.

This wait time can be adjusted to speed up this settling by adjusting the appropriate parameters.

XTAL $AGC_$ *Wait* $_$ *Time* = $\frac{AGC_$ *DELAY* \times *SEQ* $_$ *CLK* $_$ *DIVIDE*

AGC Settling = *AGC_Wait_Time* × *Number of Gain Changes*

Thus, in the worst case, if the AGC loop has to go through all 5 gain changes, AGC delay =10, SEQ_CLK = 200 kHz, then AGC settling = 10×5 μs $\times 5 = 250$ μs. Minimum AGC_Wait_Time needs to be at least 25 μs.

RSSI Formula (Converting to dBm)

Input_Power [dBm] = −120 dBm + (*Readback_Code* + *Gain_Mode_Correction*) × 0.5

where:

Readback_Code is given by Bit RV7 to Bit RV1 in the readback register (see the [Readback Form](#page-28-1)at section).

Gain_Mode_Correction is given by the values in [Table 6](#page-20-3).

LNA gain and filter gain (LG2/LG1, FG2/FG1) are also obtained from the readback register.

	Tuble of guilt mout correction	
LNA Gain (LG2, LG1)	Filter Gain (FG2, FG1)	Gain Mode Correction
H(1,1)	H(1,0)	0
M(1,0)	H(1,0)	24
M(1,0)	M(0,1)	45
M(1,0)	L(0,0)	63
L(0,1)	L(0,0)	90
EL(0,0)	L(0,0)	105

Table 6. Gain Mode Correction

An additional factor should be introduced to account for losses in the front end matching network/antenna.

FSK DEMODULATORS ON THE ADF7020

The two FSK demodulators on the ADF7020 are

- FSK correlator/demodulator
- Linear demodulator

Select these using the demodulator select bits, R4_DB[4:5].

FSK CORRELATOR/DEMODULATOR

The quadrature outputs of the IF filter are first limited and then fed to a pair of digital frequency correlators that perform bandpass filtering of the binary FSK frequencies at $(IF + F_{DEV})$ and (IF $-$ F_{DEV}). Data is recovered by comparing the output levels from each of the two correlators. The performance of this frequency discriminator approximates that of a matched filter detector, which is known to provide optimum detection in the presence of AWGN.

Postdemodulator Filter

A second-order, digital low-pass filter removes excess noise from the demodulated bit stream at the output of the discriminator. The bandwidth of this postdemodulator filter is programmable and must be optimized for the user's data rate. If the bandwidth is set too narrow, performance is degraded due to intersymbol interference (ISI). If the bandwidth is set too wide, excess noise degrades the receiver's performance. Typically, the 3 dB bandwidth of this filter is set at approximately 0.75 times the user's data rate, using Bits R4_DB[6:15].

Bit Slicer

The received data is recovered by threshold detecting the output of the postdemodulator low-pass filter. In the correlator/ demodulator, the binary output signal levels of the frequency discriminator are always centered on 0. Therefore, the slicer threshold level can be fixed at 0, and the demodulator performance is independent of the run-length constraints of the transmit data bit stream. This results in robust data recovery, which does not suffer from the classic baseline wander problems that exist in the more traditional FSK demodulators.

Frequency errors are removed by an internal AFC loop that measures the average IF frequency at the limiter output and applies a frequency correction value to the fractional-N synthesizer. This loop should be activated when the frequency errors are greater than approximately 40% of the transmit frequency deviation (see the [AFC](#page-22-1) section).

Data Synchronizer

An oversampled digital PLL is used to resynchronize the received bit stream to a local clock. The oversampled clock rate of the PLL (CDR_CLK) must be set at 32 times the data rate. See the notes for the [Register 3—Receiver Clock Register](#page-34-2) section for a definition of how to program. The clock recovery PLL can accommodate frequency errors of up to ±2%.

FSK Correlator Register Settings

To enable the FSK correlator/demodulator, Bits R4_DB[5:4] should be set to 01. To achieve best performance, the bandwidth of the FSK correlator must be optimized for the specific deviation frequency that is used by the FSK transmitter.

The discriminator BW is controlled in [Register 6 b](#page-37-1)y Bit R6_DB[4:13] and is defined as

$$
Discriminator_BW = (DEMOD_CLK \times K)/(800 \times 10^3)
$$

where:

DEMOD_CLK is as defined in the [Register 3—Receiver Clock](#page-34-2) [Register](#page-34-2) section, second comment. *K* = Round(200e3/FSK Deviation)

To optimize the coefficients of the FSK correlator, two additional bits, R6_DB14 and R6_DB29, must be assigned. The value of these bits depends on whether K (as defined above) is odd or even. These bits are assigned according to [Table 7](#page-21-0) and [Table 8](#page-21-1).

Table 7. When K Is Even

Table 8. When K Is Odd

Postdemodulator Bandwidth Register Settings

The 3 dB bandwidth of the postdemodulator filter is controlled by Bits R4_DB[6:15] and is given by

$$
Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{\text{CUTOFF}}}{DEMOD_CLK}
$$

where F_{CUTOFF} is the target 3 dB bandwidth in Hz of the postdemodulator filter. This should typically be set to 0.75 times the data rate (DR).

Some sample settings for the FSK correlator/demodulator are

$$
DEMOD_CLK = 5 MHz
$$

DR = 9.6 kbps
 $F_{DEF} = 20 kHz$

Therefore

 $F_{\text{CUTOFF}} = 0.75 \times 9.6 \times 10^3 \text{ Hz}$ *Post_Demod_BW* = 2^{11} π 7.2 × 10³ Hz/(5 MHz) *Post_Demod_BW* = *Round*(9.26) = 9

and

 $K = Round(200 kHz)/20 kHz = 10$ $Discription_BW = (5 MHz \times 10)/(800 \times 10^3) = 62.5 =$ 63 (rounded to the nearest integer)

Table 9. Register Settings¹

¹ The latest version of the ADF7020 configuration software can aid in calculating register settings.

LINEAR FSK DEMODULATOR

[Figure 31](#page-22-2) shows a block diagram of the linear FSK demodulator.

Figure 31. Block Diagram of Frequency Measurement System and ASK/OOK/Linear FSK Demodulator

This method of frequency demodulation is useful when very short preamble length is required, and the system protocol cannot support the overhead of the settling time of the internal feedback AFC loop settling.

A digital frequency discriminator provides an output signal that is linearly proportional to the frequency of the limiter outputs. The discriminator output is then filtered and averaged using a combined averaging filter and envelope detector. The demodulated FSK data is recovered by threshold-detecting the output of the averaging filter, (see [Figure 31](#page-22-2)). In this mode, the slicer output shown in [Figure 31](#page-22-2) is routed to the data synchronizer PLL for clock synchronization. To enable the linear FSK demodulator, set Bits R4_DB[4:5] to 00.

The 3 dB bandwidth of the postdemodulation filter is set in the same way as the FSK correlator/demodulator, which is set in R4_DB[6:15] and is defined as

$$
Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{\text{CUTOFF}}}{DEMOD_CLK}
$$

where F_{CUTOFF} is the target 3 dB bandwidth in Hz of the postdemodulator filter. DEMOD_CLK is as defined in the [Register 3—Receiver Clock Register](#page-34-2) section, second comment.

ASK/OOK Operation

ASK/OOK demodulation is activated by setting Bits R4_DB[4:5] to 10.

Digital filtering and envelope detecting the digitized RSSI input via MUX 1, as shown in [Figure 31](#page-22-2), performs ASK/OOK demodulation. The bandwidth of the digital filter must be optimized to remove any excess noise without causing ISI in the received ASK/OOK signal.

The 3 dB bandwidth of this filter is typically set at approximately 0.75 times the user data rate and is assigned by R4 _DB[6:15] as

$$
Post_Demod_BW_Setting = \frac{2^{10} \times 2\pi \times F_{\text{CUTOFF}}}{DEMOD_CLK}
$$

where F_{CUTOFF} is the target 3 dB bandwidth in Hz of the postdemodulator filter.

It is also recommended to adjust the peak response factor to 6 in Register 10 for robust operation over the full input range. This also improves the receiver's AM immunity performance.

AFC

The ADF7020 supports a real-time AFC loop, which is used to remove frequency errors that can arise due to mismatches between the transmit and receive crystals. This uses the frequency discriminator block, as described in the [Linear FSK Demodulator](#page-22-3) section (see [Figure 31\)](#page-22-2). The discriminator output is filtered and averaged to remove the FSK frequency modulation, using a combined averaging filter and envelope detector. In FSK mode, the output of the envelope detector provides an estimate of the average IF frequency.

Two methods of AFC, external and internal, are supported on the ADF7020 (in FSK mode only).

External AFC

The user reads back the frequency information through the ADF7020 serial port and applies a frequency correction value to the fractional-N synthesizer's N divider.

The frequency information is obtained by reading the 16-bit signed AFC_READBACK, as described in the [Readback Format](#page-28-1) section, and applying the following formula:

FREQ_RB $[Hz] = (AFC)$ *READBACK* \times *DEMOD_CLK* $)/2^{15}$

Note that while the AFC_READBACK value is a signed number, under normal operating conditions it is positive. The frequency error can be calculated from

FREQ_Error [Hz] = *FREQ_RB* (Hz) − 200 kHz

Thus, in the absence of frequency errors, the FREQ_RB value is equal to the IF frequency of 200 kHz.

Internal AFC

The ADF7020 supports a real-time internal automatic frequency control loop. In this mode, an internal control loop automatically monitors the frequency error and adjusts the synthesizer N divider using an internal PI control loop.

The internal AFC control loop parameters are controlled in [Register 11.](#page-41-1) The internal AFC loop is activated by setting R11_DB20 to 1. A scaling coefficient must also be entered, based on the crystal frequency in use. This is set up in Bits R11_DB[4:19] and should be calculated using

AFC_Scaling_Coefficient = (500 × 224)/*XTAL*

Therefore, using a 10 MHz XTAL yields an AFC scaling coefficient of 839.

AFC Performance

The improved sensitivity performance of the Rx when AFC is enabled and in the presence of frequency errors is shown in [Figure 18](#page-13-0). The maximum AFC frequency range is ±50 kHz, which corresponds to ±58 ppm at 868 MHz. This is the total error tolerance allowed in the link. For example, in a point-topoint system, AFC can compensate for two ±29 ppm crystals or one ±50 ppm crystal and one ±8 ppm TCXO.

AFC settling typically takes 48 bits to settle within ±1 kHz. This can be improved by increasing the postdemodulator bandwidth in Register 4 at the expense of Rx sensitivity.

When AFC errors have been removed using either the internal or external AFC, further improvement in the receiver's sensitivity can be obtained by reducing the IF filter bandwidth using Bits R1_DB[22:23].

AUTOMATIC SYNC WORD RECOGNITION

The ADF7020 also supports automatic detection of the sync or ID fields. To activate this mode, the sync (or ID) word must be preprogrammed into the ADF7020. In receive mode, this preprogrammed word is compared to the received bit stream and, when a valid match is identified, the external pin INT/LOCK is asserted by the ADF7020.

This feature can be used to alert the microprocessor that a valid channel has been detected. It relaxes the computational requirements of the microprocessor and reduces the overall power consumption. The INT/LOCK is automatically deasserted again after nine data clock cycles.

The automatic sync/ID word detection feature is enabled by selecting Demodulator Mode 2 or Demodulator Mode 3 in the demodulator setup register. Do this by setting Bits R4_DB[25:23] = 010 or 011. Bits R5_DB[4:5] are used to set the length of the sync/ID word, which can be 12, 16, 20, or 24 bits long. The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte detection hardware.

For systems using FEC, an error tolerance parameter can also be programmed that accepts a valid match when up to three bits of the word are incorrect. The error tolerance value is assigned in Bits R5_DB[6:7].

APPLICATIONS **LNA/PA MATCHING**

The ADF7020 exhibits optimum performance in terms of sensitivity, transmit power, and current consumption only if its RF input and output ports are properly matched to the antenna impedance. For cost-sensitive applications, the ADF7020 is equipped with an internal Rx/Tx switch, which facilitates the use of a simple combined passive PA/LNA matching network. Alternatively, an external Rx/Tx switch, such as the Analog Devices [ADG919](http://www.analog.com/en/prod/0%2C2877%2CADG919%2C00.html), can be used. It yields a slightly improved receiver sensitivity and lower transmitter power consumption.

External Rx/Tx Switch

[Figure 32](#page-24-3) shows a configuration using an external Rx/Tx switch. This configuration allows an independent optimization of the matching and filter network in the transmit and receive path and is, therefore, more flexible and less difficult to design than the configuration using the internal Rx/Tx switch. The PA is biased through inductor L1, while C1 blocks dc current. Both elements, L1 and C1, also form the matching network, which transforms the source impedance into the optimum PA load impedance, ZOPT_PA.

Figure 32. ADF7020 with External Rx/Tx Switch

Z_{OPT} PA depends on various factors, such as the required output power, the frequency range, the supply voltage range, and the temperature range. Selecting an appropriate Z_{OPT} PA helps to minimize the Tx current consumption in the application. Application Note [AN-767](http://www.analog.com/UploadedFiles/Application_Notes/43544354AN767_0.pdf) contains a number of Z_{OPT} PA values for representative conditions. Under certain conditions, however, it is recommended that a suitable Z_{OPT} PA value be obtained by means of a load-pull measurement.

Due to the differential LNA input, the LNA matching network must be designed to provide both a single-ended-to-differential conversion and a complex conjugate impedance match. The network with the lowest component count that can satisfy these requirements is the configuration shown in [Figure 32](#page-24-3), which consists of two capacitors and one inductor.

A first-order implementation of the matching network can be obtained by understanding the arrangement as two L type matching networks in a back-to-back configuration. Due to the asymmetry of the network with respect to ground, a compromise between the input reflection coefficient and the maximum differential signal swing at the LNA input must be established. The use of appropriate CAD software is strongly recommended for this optimization.

Depending on the antenna configuration, the user may need a harmonic filter at the PA output to satisfy the spurious emission requirement of the applicable government regulations. The harmonic filter can be implemented in various ways, such as a discrete LC pi or T-stage filter. Dielectric low-pass filter components, such as the LFL18924MTC1A052 (for operation in the 915 MHz and 868MHz band) by Murata Mfg. Co. Ltd., represent an attractive alternative to discrete designs. The immunity of the ADF7020 to strong out-of-band interference can be improved by adding a band-pass filter in the Rx path. Apart from discrete designs, SAW or dielectric filter components. such as the SAFCH869MAM0T00B0S, SAFCH915MAL0N00B0S, DCFB2869MLEJAA-TT1, or DCFB3915MLDJAA-TT1, all by Murata Mfg. Co., Ltd., are well suited for this purpose. Alternatively, the ADF7020 blocking performance can be improved by selecting the high linearity mode, as described in [Table 5](#page-19-3).

Internal Rx/Tx Switch

[Figure 33](#page-24-4) shows the ADF7020 in a configuration where the internal Rx/Tx switch is used with a combined LNA/PA matching network. This is the configuration used in the [ADF7020DBX](http://www.analog.com/Analog_Root/static/techSupport/designTools/evaluationBoards/downloads/ADF7020-XDBX_TechNote_PrA.pdf#xml=http://search.analog.com/search/pdfPainter.aspx?url=http://www.analog.com/Analog_Root/static/techSupport/designTools/evaluationBoa) evaluation boards. For most applications, the slight performance degradation of 1 dB to 2 dB caused by the internal Rx/Tx switch is acceptable, allowing the user to take advantage of the cost saving potential of this solution. The design of the combined matching network must compensate for the reactance presented by the networks in the Tx and the Rx paths, taking the state of the Rx/Tx switch into consideration.

Figure 33. ADF7020 with Internal Rx/Tx Switch

The procedure typically requires several iterations until an acceptable compromise is reached. The successful implementation of a combined LNA/PA matching network for the ADF7020 is critically dependent on the availability of an accurate electrical model for the PC board. In this context, the use of a suitable CAD package is strongly recommended. To avoid this effort, however, a small form-factor reference design for the ADF7020 is provided, including matching and harmonic filter components. Gerber files are available at<www.analog.com>.

As with the external Rx/Tx switch, an additional LPF or BPF may be required to suppress harmonics in the transmit spectrum or to improve the resilience of the receiver against out-of-band interferers.

TRANSMIT PROTOCOL AND CODING CONSIDERATIONS

A dc-free preamble pattern is recommended for FSK/ASK/ OOK demodulation. The recommended preamble pattern is a dc-free pattern such as a 10101010 … pattern. Preamble patterns with longer run-length constraints such as 11001100… can also be used. However, this results in a longer synchronization time of the received bit stream in the receiver.

The remaining fields that follow the preamble header do not have to use dc-free coding. For these fields, the ADF7020 can accommodate coding schemes with a run-length of up to eight bits without any performance degradation.

If longer run-length coding must be supported, the ADF7020 has several other features that can be activated. These involve a range of programmable options that allow the envelope detector output to be frozen after preamble acquisition.

The ADF7020 can also support Manchester encoded data for the entire protocol.

DEVICE PROGRAMMING AFTER INITIAL POWER-UP

[Table 10](#page-25-1) lists the minimum number of writes needed to set up the ADF7020 in either Tx or Rx mode after CE is brought high. Additional registers can also be written to tailor the part to a particular application, such as setting up sync byte detection or enabling AFC . When going from Tx to Rx or vice versa, the user needs to write only to the N Register to alter the LO by 200 kHz and to toggle the Tx/Rx bit.

[Figure 37](#page-26-1) and [Figure 38](#page-27-0) show the recommended programming sequence and associated timing for power-up from standby mode.

INTERFACING TO MICROCONTROLLER/DSP

Low level device drivers are available for interfacing the ADF7020 to the [ADI ADuC84x](http://www.analog.com/en/subCat/0,2879,762%255F%255F0%255F%255F0%255F,00.html) analog microcontrollers, or the [Black](http://www.analog.com/processors/processors/blackfin/)*fin*® ADSP-BF53x DSPs, using the hardware connections shown in [Figure 35](#page-25-2) and [Figure 36.](#page-25-3)

Figure 35. ADuC84x to ADF7020 Connection Diagram

Figure 36. ADSP-BF533 to ADF7020 Connection Diagram

Average Power Consumption can be calculated using

Average Power Consumption = $(T_{ON} \times I_{AVG_ON} + T_{OFF} \times I_{PowerDown})/(T_{ON} + T_{OFF})$

Using a sequenced power-on routine like that illustrated in [Figure 37](#page-26-1) can reduce the IAVG_ON current and, hence, reduce the overall power consumption. When used in conjunction with a large duty-cycle or large T_{OFF} , this can result in significantly increased battery life.

Figure 37. Rx Programming Sequence and Timing Diagram

Table 11. Power-Up Sequence Description

Figure 38. Tx Programming Sequence and Timing Diagram

SERIAL INTERFACE

The serial interface allows the user to program the eleven 32-bit registers using a 3-wire interface (SCLK, SDATA, and SLE). It consists of a level shifter, 32-bit shift register, and eleven latches. Signals should be CMOS-compatible. The serial interface is powered by the regulator and, therefore, is inactive when CE is low.

Data is clocked into the register, MSB first, on the rising edge of each clock (SCLK). Data is transferred to one of eleven latches on the rising edge of SLE. The destination latch is determined by the value of the four control bits (C4 to C1). These are the bottom four LSBs, DB3 to DB0, as shown in the timing diagram in [Figure 3.](#page-7-1) Data can also be read back on the SREAD pin.

READBACK FORMAT

The readback operation is initiated by writing a valid control word to the readback register and setting the readback-enable bit (R7_DB8 = 1). The readback can begin after the control word has been latched with the SLE signal. SLE must be kept high while the data is being read out. Each active edge at the SCLK pin clocks the readback word out successively at the SREAD pin (see [Figure 39\)](#page-28-2), starting with the MSB first. The data appearing at the first clock cycle following the latch operation must be ignored.

AFC Readback

The AFC readback is valid only during the reception of FSK signals with either the linear or correlator demodulator active. The AFC readback value is formatted as a signed 16-bit integer comprising Bit RV1 to Bit RV16 and is scaled according to the following formula:

FREQ_RB [Hz] = (*AFC_READBACK* × *DEMOD_CLK*)/215

In the absence of frequency errors, the FREQ_RB value is equal to the IF frequency of 200 kHz. Note that, for the AFC readback to yield a valid result, the down-converted input signal must not fall outside the bandwidth of the analog IF filter. At low input signal levels, the variation in the readback value can be improved by averaging.

RSSI Readback

The RSSI readback operation yields valid results in Rx mode with ASK or FSK signals. The format of the readback word is shown in [Figure 39](#page-28-2). It comprises the RSSI level information (Bit RV1 to Bit RV7), the current filter gain (FG1, FG2), and the current LNA gain (LG1, LG2) setting. The filter and LNA gain are coded in accordance with the definitions in Register 9. With the reception of ASK modulated signals, averaging of the measured RSSI values improves accuracy. The input power can be calculated from the RSSI readback value, as outlined in the [RSSI/AGC](#page-20-1) section.

Battery Voltage ADCIN/Temperature Sensor Readback

The battery voltage is measured at Pin VDD4. The readback information is contained in Bit RV1 to Bit RV7. This also applies for the readback of the voltage at the ADCIN pin and the temperature sensor. From the readback information, the battery or ADCIN voltage can be determined using

VBATTERY = (*Battery_Voltage_Readback*)/21.1 *VADCIN* = (*ADCIN_Voltage_Readback*)/42.1

Silicon Revision Readback

The silicon revision readback word is valid without setting any other registers, especially directly after power-up. The silicon revision word is coded with four quartets in BCD format. The product code (PC) is coded with three quartets extending from Bit RV5 to Bit RV16. The revision code (RV) is coded with one quartet extending from Bit RV1 to Bit RV4. The product code for the ADF7020 should read back as PC = 0x200. The current revision code should read as $RV = 0x8$.

Filter Calibration Readback

The filter calibration readback word is contained in Bit RV1 to Bit RV8 and is for diagnostic purposes only. Using the automatic filter calibration function, accessible through Register 6, is recommended. Before filter calibration is initiated, decimal 32 should be read back.

READBACK MODE	READBACK VALUE															
	DB15	DB14	DB13	DB12	DB11	DB10	DB ₉	DB ₈	DB7	DB ₆	DB ₅	DB4	DB ₃	DB ₂	DB ₁	DB ₀
AFC READBACK	RV16	RV15	RV14	RV13	RV12	RV11	RV10	RV ₉	RV ₈	RV7	RV ₆	RV ₅	RV4	RV ₃	RV ₂	RV ₁
RSSI READBACK	x	x	x	x	x	LG ₂	LG1	FG ₂	FG1	RV7	RV ₆	RV ₅	RV4	RV ₃	RV ₂	RV ₁
BATTERY VOLTAGE/ADCIN/ TEMP. SENSOR READBACK	x	x	x	x	x	x	x	x	x	RV7	RV ₆	RV ₅	RV4	RV ₃	RV ₂	RV ₁
SILICON REVISION	RV16	RV15	RV14	RV13	RV12	RV11	RV10	RV ₉	RV ₈	RV7	RV ₆	RV ₅	RV4	RV ₃	RV ₂	RV ₁
FILTER CAL READBACK	0		0	0	0	0	0	0	RV ₈	RV7	RV ₆	RV ₅	RV ₄	RV ₃	RV ₂	RV ₁

Figure 39. Readback Value Table

REGISTERS

REGISTER 0—N REGISTER

Figure 40. Register 0—N Register

Register 0—N Register Comments

- The Tx/Rx bit (R0_DB27) configures the part in Tx or Rx mode and also controls the state of the internal Tx/Rx switch.
- $Four = \frac{XTAL}{R} \times (Integer_N + \frac{Fractional_N}{2^{15}})$
- If operating in 433 MHz band, with the VCO band bit set, the desired frequency, Four, should be programmed to be twice the desired operating frequency, due to removal of the divide-by-2 stage in feedback path.

REGISTER 1—OSCILLATOR/FILTER REGISTER

Figure 41. Register 1—Oscillator/Filter Register

Register 1—Oscillator/Filter Register Comments

- The VCO Adjust Bits R1_DB[20:21] should be set to 0 for operation in the 862 MHz to 870 MHz band and set to 3 for operation in the 902 MHz to 928 MHz band.
- The VCO bias setting should be 0xA for operation in the 862 MHz to 870 MHz band and 0xC for operation in the 902 MHz to 928 MHz band. All VCO gain numbers are specified for these settings.

REGISTER 2—TRANSMIT MODULATION REGISTER (ASK/OOK MODE)

Figure 42. Register 2—Transmit Modulation Register (ASK/OOK Mode)

Register 2—Transmit Modulation Register (ASK/OOK Mode) Comments

- See the [Transmitter](#page-17-1) section for a description of how the PA bias affects the power amplifier level. The default level is 9 μA. If maximum power is needed, program this value to 11 μA.
- See [Figure 13](#page-13-1).
- D7, D8, and D9 are don't care bits.

REGISTER 2—TRANSMIT MODULATION REGISTER (FSK MODE)

Figure 43. Register 2—Transmit Modulation Register (FSK Mode)

Register 2—Transmit Modulation Register (FSK Mode) Comments

- $F_{STEP} = PFD/2^{14}$.
- When operating in the 431 MHz to 478 MHz band, $F_{STEP} = PFD/2^{15}$.
- PA bias default = $9 \mu A$.

REGISTER 2—TRANSMIT MODULATION REGISTER (GFSK/GOOK MODE)

Figure 44. Register 2—Transmit Modulation Register (GFSK/GOOK Mode)

Register 2—Transmit Modulation Register (GFSK/GOOK Mode) Comments

- *GFSK DEVIATION* = $(2^{GFSK_MOD_CONTROL} \times PFD)/2^{12}$.
- When operating in the 431 MHz to 478 MHz band, *GFSK_DEVIATION* = $(2^{GFSK_MOD_CONTROL} \times PFD)/2^{13}$.
- *Data Rate* = *PFD*/(*INDEX_COUNTER* × *DIVIDER_FACTOR*).
- PA Bias default = $9 \mu A$.

REGISTER 3—RECEIVER CLOCK REGISTER

Figure 45. Register 3—Receiver Clock Register

Register 3—Receiver Clock Register Comments

- Baseband offset clock frequency (BBOS_CLK) must be greater than 1 MHz and less than 2 MHz, where: $BBOS_CLK = \frac{XTAL}{BBOS_CLK_DIVIDE}$
- The demodulator clock (DEMOD_CLK) must be <12 MHz for FSK and <6 MHz for ASK, where:

 $DEMOD_CLK = \frac{XTAL}{DEMOD_CLK_DIVIDE}$

Data/clock recovery frequency (CDR_CLK) should be within 2% of $(32 \times$ data rate), where:

 CDR ₋ $CLK = \frac{DEMOD$ ₋ CLK ₋ $DIVIDE$

Note that this can affect your choice of XTAL, depending on the desired data rate.

The sequencer clock (SEQ_CLK) supplies the clock to the digital receive block. It should be close to 100 kHz for FSK and close to 40 kHz for ASK:

 $\text{SEQ_CLK} = \frac{XTAL}{\text{SEQ_CLK_DIVIDE}}$

REGISTER 4—DEMODULATOR SETUP REGISTER

Figure 46. Register 4—Demodulator Setup Register

Register 4—Demodulator Setup Register Comments

- Demodulator Mode 1, Demodulator Mode 3, Demodulator Mode 4, and Demodulator Mode 5 are modes that can be activated to allow the ADF7020 to demodulate data-encoding schemes that have run-length constraints greater than 7, when using the linear demodulator.
- **•** *Post_Demod_BW* = $\frac{2^{11} \times \pi \times F_{\text{CUTOFF}}}{DEMOD \text{ CLK}}$, where the cutoff frequency (*FCUTOFF*) of the postdemodulator filter should typically be
	- 0.75 times the data rate.
- For Mode 5, the*Timeout Delay to Lock Threshold* = (*LOCK_THRESHOLD_SETTING*)/*SEQ_CLK*, where *SEQ_CLK* is defined in the [Register 3—Receiver Clock Register](#page-34-2) section.

REGISTER 5—SYNC BYTE REGISTER

Register 5—Sync Byte Register Comments

- Sync byte detect is enabled by programming Bits R4_DB[25:23] to 010 or 011.
- This register allows a 24-bit sync byte sequence to be stored internally. If the sync byte detect mode is selected, then the INT/LOCK pin goes high when the sync byte has been detected in Rx mode. Once the sync word detect signal has gone high, it goes low again after nine data bits.
- The transmitter must transmit the MSB of the sync byte first and the LSB last to ensure proper alignment in the receiver sync byte detection hardware.
- Choose a sync byte pattern that has good autocorrelation properties, for example, 0x123456.

REGISTER 6—CORRELATOR/DEMODULATOR REGISTER

Figure 48. Register 6—Correlator/Demodulator Register

Register 6—Correlator/Demodulator Register Comments

- See the [FSK Correlator/Demodulator](#page-20-4) section for an example of how to determine register settings.
- Nonadherence to correlator programming guidelines results in poorer sensitivity.
- The filter clock is used to calibrate the IF filter. The filter clock divide ratio should be adjusted so that the frequency is 50 kHz. The formula is XTAL/FILTER_CLOCK_DIVIDE.
- The filter should be calibrated only when the crystal oscillator is settled. The filter calibration is initiated every time Bit R6_DB19 is set high.
- *Discriminator_BW* = (*DEMOD_CLK* × *K*)/(800 × 103). See the [FSK Correlator/Demodulator](#page-20-4) section. *Maximum value* = 600.
- When LNA Mode = 1 (reduced gain mode), the Rx is prevented from selecting the highest LNA gain setting. This can be used when linearity is a concern. See [Table 5](#page-19-3) for details of the different Rx modes.

REGISTER 7—READBACK SETUP REGISTER

Figure 49. Register 7—Readback Setup Register

Register 7—Readback Setup Register Comments

- Readback of the measured RSSI value is valid only in Rx mode. To enable readback of the battery voltage, the temperature sensor, or the voltage at the external pin in Rx mode, AGC function in Register 9 must be disabled. To read back these parameters in Tx mode, the ADC must first be powered up using Register 8, because this is off by default in Tx mode to save power. This is the recommended method of using the battery readback function, because most configurations typically require AGC.
- Readback of the AFC word is valid in Rx mode only if either the linear demodulator or the correlator/demodulator is active.
- See the [Readback Format](#page-28-1) section for more information.

REGISTER 8—POWER-DOWN TEST REGISTER

Figure 50. Register 8—Power-Down Test Register

01975-036

Register 8—Power-Down Test Register Comments

- For a combined LNA/PA matching network, Bit R8_DB12 should always be set to 0. This is the power-up default condition.
- It is not necessary to write to this register under normal operating conditions.

REGISTER 9—AGC REGISTER

Figure 51. Register 9—AGC Register

Register 9—AGC Register Comments

- Default AGC_LOW_THRESHOLD = 30, default AGC_HIGH_THRESHOLD = 70. See the [RSSI/AGC](#page-20-1) section for details.
- AGC high and low settings must be more than 30 apart to ensure correct operation.
- LNA gain of 30 is available only if LNA mode, R6_DB15, is set to 0.

REGISTER 10—AGC 2 REGISTER

Register 10—AGC 2 Register Comments

- This register is not used under normal operating conditions.
- For ASK/OOK modulation, the recommended settings for operation over the full input range are peak response $= 6$, leak factor $= 10$ (default), and AGC delay =10 (default). Bit DB31 to Bit DB16 should be cleared.

REGISTER 11—AFC REGISTER

Register 11—AFC Register Comments

- See the [Internal AFC](#page-23-1) section to program the AFC scaling coefficient bits.
- The AFC scaling coefficient bits can be programmed using the following formula: *AFC_Scaling_Coefficient* = *Round*((500 × 224)/*XTAL*)

REGISTER 12—TEST REGISTER

Using the Test DAC on the ADF7020 to Implement Analog FM DEMOD and Measuring of SNR

The test DAC allows the output of the postdemodulator filter for both the linear and correlator/demodulators [\(Figure 30](#page-21-2) and [Figure 31](#page-22-2)) to be viewed externally. It takes the 16-bit filter output and converts it to a high frequency, single-bit output using a second-order Σ - Δ converter. The output can be viewed on the CLKOUT pin. This signal, when filtered appropriately, can then be used to

- Monitor the signals at the FSK/ASK postdemodulator filter output. This allows the demodulator output SNR to be measured. Eye diagrams can also be constructed of the received bit stream to measure the received signal quality.
- Provide analog FM demodulation.

While the correlators and filters are clocked by DEMOD_CLK, CDR_CLK clocks the test DAC. Note that, although the test DAC functions in a regular user mode, the best performance is achieved when the CDR_CLK is increased up to or above the frequency of DEMOD_CLK. The CDR block does not function when this condition exists.

Programming the test register, Register 12, enables the test DAC. In correlator mode, this can be done by writing to Digital Test Mode 7 or 0x0001C00C.

To view the test DAC output when using the linear demodulator, the user must remove a fixed offset term from the signal using Register 13. This offset is nominally equal to the IF frequency. The user can determine the value to program by using the frequency error readback to determine the actual IF and then programming half this value into the offset removal field. It also has a signal gain term to allow the usage of the maximum dynamic range of the DAC.

Setting Up the Test DAC

- Digital test modes $= 7$: enables the test DAC, with no offset removal (0x0001 C00C).
- Digital test modes $= 10$: enables the test DAC, with offset removal (needed for linear demod only, 0x02 800C).

The output of the active demodulator drives the DAC, that is, if the FSK correlator/demodulator is selected, the correlator filter output drives the DAC.

The evaluation boards for the ADF7020 contain land patterns for placement of an RC filter on the CLKOUT line. This is typically designed so that the cut-off frequency of the filter is above the demodulated data rate.

REGISTER 13—OFFSET REMOVAL AND SIGNAL GAIN REGISTER

Figure 55. Register 13—Offset Removal and Signal Gain Register

Register 13—Offset Removal and Signal Gain Register Comments

• Because the linear demodulator's output is proportional to frequency, it usually consists of an offset combined with a relatively low signal. The offset can be removed, up to a maximum of 1.0 and gained to use the full dynamic range of the DAC: *DAC_Input* = (2^ *Test_DAC_Gain*) × (*Signal* − *Test_DAC_Offset_Removal*/4096)

OUTLINE DIMENSIONS

ORDERING GUIDE

 $1 Z = Pb$ -free part.

NOTES

NOTES

NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05351-0-4/06(A)

www.analog.com

Rev. A | Page 48 of 48