	Or	CAD Ca	pture														
Fi	le	<u>E</u> dit <u>V</u>	liew <u>P</u> la	ce l	<u>M</u> acro	<u>A</u> cces	sories	Opti	ons	<u>W</u> indo	w <u>F</u>	<u>I</u> elp					
ť	2 1	2	9	*	۹ C			R	e,	9,0	R	U?(:	ű Ÿ	N.	XI III		
	-	04.00					<u>1111.</u>		(_(and .							
ľ		Propert	y Editor														
r		New	Apply	D	isplay	De	lete Pr	operty	F	ilter	< A	11 >					
ľ		New	Apply PCB F	D ootp	isplay print	De	lete Pr Na	operty me	F Part	filter : Refer	< A	ll >	erence	Desi	gnator	Value	Primit
ľ	1	New	Apply PCB F 1.5K*	D ootp	isplay orint 503	De	lete Pr Na /172	operty me 10464	Part	ilter Refer 0R19	< A ence	ll > Ref	erence IR19	Desi	gnator	Value 1.5K	Primit DEFAUL
•	1	New	Apply PCB F 1.5K* 15PF*	ootp ~~R06	isplay orint 603	De	lete Pr Na /172 /165	operty me 10464 46582	Part	Filter Refer OR19 C15	< A ence	ll > Ref (erence IR19 C15	Desi	gnator	Value 1.5K 15PF	Primit DEFAUL DEFAUL

🌭 (Footprint 塡寫方式)

使用 Or cad 畫電路圖後,將每一個零件的 PCB Footprint 填入,格式如上圖所示

Create Netlist	×
EDIF 200 PSpice SPICE VHDL Veni	og Layout INF Other
- Part Value	PCB Footprint
Combined property string:	Combined property string:
(vaue)	{rcB rootprint}
For <u>m</u> atters: Options	
IN TERGRA.DLL	(1)選取other
COMPVISN.DLL DUMP DLL EDIF.DLL EEDESIGN.DLL HILO.DLL INTELADF.DLL INTERGRA.DLL	TERGRA.DLL
Version: 9.00 Dec 7 1998	
Netlist <u>File</u> 1: <u>V</u> iew Output	(Throwsee)
Nester Fill 2. E Winn Ontent	
C:/DOCUME~1/HOME2~1/桌面	成netlist_kyn檔案Browse
	確定 取消 説明

電路完成後,確認 DRC 沒有問題,即可生成網路表,選取 DSN 後,選擇 Tools→Create Netlist→點選 Other→選擇 intergra.dll 格式 生成網路表的檔名為: netlist.kyn 接著將 netlis.kyn 檔案 COPY 到 Expedition 專案目錄下的 logic 目錄。 假設你目前 cell 已經建好,準備要填入 PDB,填寫的格式如下



選擇 setup→PDB editor 進行填入,填寫完以後,記得到右下角的 PinMapping 裡 掛入你所建立的 cell,這裡應該不是問題了。



接著儲存 PDB editor 並離開, Expedition 會直接進行案件編譯(或是執行

setup→Project Integration→Forward Annotation), 一般最常見的錯誤是 cell pin number 沒有 match, 或是筆誤(例如 0 與 O 填錯), 只要 Forward Annotation.txt 顯

示沒有任何錯誤,恭喜你,你已經學會如何使用 orcad 生成的網路表,直接套用 到 Expedition 的方法,可能別人還有其他的填寫方式,小弟在此提出拙見,希望 大家多多指正。

ssign symbol		- Assign pack		
Symbol and symbol propert	tv 🔢 📓 🕥 🗙		Cell	(은 14 🕷
Symbol Name	Description	Top:	Cell Name	Description
		Bottom		
Lelection indicates defay	ult symbol.	Alternates:	C0603-1	RC0603
Symbol Property Name	Value		一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一	戰人Cell editor的容
1			M 1.	
		A top or be	I 1++ ottom package cell is require	ed. Alternate package cells are optiona
ogical Physical Supply	and NC]	A top or bo) 1++- ottom package cell is require	ed. Alternate package cells are optiona
ogical Physical Supply (and NC]	A top or bo	J 1+ ottom package cell is require	ed. Alternate package cells are optiona
ogical Physical Supply a Logical pins:	and NC Define equivalent logical pi	A top or bo	J 14+ thom package cell is require lity:	ed. Alternate package cells are optiona
ogical Physical Supply o Logical pins: Pin Name	and NC Define equivalent logical pi Property Value Gate	A top or bo ns and swappabi Slot#1) 144 ottom package cell is require lity:	ed. Alternate package cells are optiona
ogical Physical Supply o Logical pins: Pin Name	and NC Define equivalent logical pi S Property Value Gate	A top or bo ns and swappabi Slot#1	I 144	ed. Alternate package cells are optiona
ogical Physical Supply o Logical pins: Pin Name	and NC Define equivalent logical pi Gate 注意注题自行Din #	A top or bo	」 1 1 1 1 2 二 二 二 二 二 二 二 二 二 二 二 二 二	ed. Alternate package cells are optiona
ogical Physical Supply a Logical pins: Pin Name	and NC Define equivalent logical pi Gate 這裡的Pin # editor相互ma	A top or bo ns and swappabi [Slot#1 ,只要你	」 1 thom package cell is require lity: 1 2 下電路設計的 rward annotati	ed. Alternate package cells are optiona 王 这自己 武王 () Pin NO.與cell on 就不會有pin
ogical Physical Supply Logical pins: Pin Name	and NC Define equivalent logical pi Gate 這裡的Pin # editor相互ma error的問題	A top or bo ns and swappabi Slot#1 ,只要你 1(ch , for	1 1+ Hom package cell is require lity: Pin# 1 2 尔電路設計的 rward annotati	ed. Alternate package cells are optiona
ogical Physical Supply Logical pins: Pin Name	and NC Define equivalent logical pi Gate 這裡的Pin # editor相互ma error的問題	A top or bo ns and swappabi Slot #1 ,只要你 itch , for	」 14 thom package cell is require lity: Pin # 1 2 示電路設計的 rward annotati	ed. Alternate package cells are optiona

作者: swordfish

感谢 swordfish 提供

更多教材请登陆中国EDA技术网 http://www.51eda.com/