


# HD74HC164 • 8-bit Parallel-out Shift Register

This 8-bit shift register has gated serial inputs and clear. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A low at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the first flip-flop which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the clear input.

## PIN ARRANGEMENT




(Top View)


## FEATURES

- High Speed Operation:  $t_{pd}$  (Clock to Q)=14.5ns typ. ( $C_L=50pF$ )
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage:  $V_{cc}=2\sim 6V$
- Low Input Current:  $1\mu A$  max.
- Low Quiescent Supply Current:  $I_{cc}$  (static) =  $4\mu A$  max.

## TIMING DIAGRAM



## LOGIC DIAGRAM



## FUNCTION TABLE

Inputs				Outputs			
Clear	Clock	A	B	QA	QB	.....	QH
L	X	X	X	L	L	.....	L
H		X	X	QAo	QBo	.....	QH0
H		L	X	L	QAa	.....	QCa
H		X	L	L	QAa	.....	QCa
H		H	H	H	QAa	.....	QCa

QA<sub>a</sub> to QH<sub>a</sub> - Outputs remain unchanged.  
 QA<sub>a</sub> to QC<sub>a</sub> - Data shifted from the previous stage on a positive edge at the clock input.

■ DC CHARACTERISTICS

Item	Symbol	V <sub>CC</sub> (V)	Test Conditions	T <sub>a</sub> = 25°C			T <sub>a</sub> = -40 ~ +85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V <sub>IH</sub>	2.0	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.5	—	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—			
		6.0		4.2	—	—	4.2	—			
	V <sub>IL</sub>	2.0		—	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8			
Output Voltage	V <sub>OH</sub>	2.0	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20μA		1.9	2.0	—	1.9	—	V
		4.5		4.4	4.5	—	4.4	—			
		6.0		5.9	6.0	—	5.9	—			
		4.5		I <sub>OH</sub> = -4mA		4.18	—	—	4.13	—	
		6.0		I <sub>OH</sub> = -5.2mA		5.68	—	—	5.63	—	
		6.0		I <sub>OH</sub> = -5.2mA		5.68	—	—	5.63	—	
	V <sub>OL</sub>	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.0	I <sub>OL</sub> = 20μA		—	0.0	0.1	—	0.1	V
			4.5	I <sub>OL</sub> = 20μA		—	0.0	0.1	—	0.1	
			6.0	I <sub>OL</sub> = 20μA		—	0.0	0.1	—	0.1	
			4.5	I <sub>OL</sub> = 4mA		—	—	0.26	—	0.33	
			6.0	I <sub>OL</sub> = 4mA		—	—	0.26	—	0.33	
			6.0	I <sub>OL</sub> = 5.2mA		—	—	0.26	—	0.33	
Input Current	I <sub>in</sub>	6.0	V <sub>in</sub> = V <sub>CC</sub> or GND		—	—	±0.1	—	±1.0	μA	
Quiescent Supply Current	I <sub>CC</sub>	6.0	V <sub>in</sub> = V <sub>CC</sub> or GND, I <sub>in</sub> = 0 μA		—	—	4.0	—	40	μA	

■ AC CHARACTERISTICS (C<sub>L</sub> = 50pF, Input t<sub>r</sub> = t<sub>f</sub> = 6ns)

Item	Symbol	V <sub>CC</sub> (V)	Test Conditions	T <sub>a</sub> = 25°C			T <sub>a</sub> = -40 ~ +85°C		Unit	
				min	typ	max	min	max		
Maximum Clock Frequency	f <sub>max</sub>	2.0		—	—	5	—	4	MHz	
		4.5		—	—	25	—	20		
		6.0		—	—	29	—	24		
Propagation Delay Time	t <sub>PHL</sub>	2.0	Clock to Q	—	—	160	—	200	ns	
		4.5		—	14	32	—	40		
		6.0		—	—	27	—	34		
		2.0		—	—	160	—	200		
		4.5		—	15	32	—	40		
		6.0		—	—	27	—	34		
	t <sub>PLH</sub>	Clear to Q	2.0	—	—	175	—	220	ns	
			4.5	—	17	35	—	44		
			6.0	—	—	30	—	37		
	Setup Time	t <sub>in</sub>	2.0	A, B to Clock	100	—	—	125	—	ns
			4.5		20	1	—	25	—	
			6.0		17	—	—	21	—	
Hold Time	t <sub>h</sub>	2.0	Clock to A, B	5	—	—	5	—	ns	
		4.5		5	0	—	5	—		
		6.0		5	—	—	5	—		
Removal Time	t <sub>rin</sub>	2.0	Clear to Clock	5	—	—	5	—	ns	
		4.5		5	0	—	5	—		
		6.0		5	—	—	5	—		
Pulse Width	t <sub>w</sub>	2.0	Clock	80	—	—	100	—	ns	
		4.5		16	8	—	20	—		
		6.0		14	—	—	17	—		
	Clear	2.0	80	—	—	100	—			
		4.5	16	5	—	20	—			
		6.0	14	—	—	17	—			
Output Rise / Fall Time	t <sub>TLN</sub>	2.0		—	—	75	—	95	ns	
	t <sub>THL</sub>	4.5		—	5	15	—	19		
	6.0	—		—	13	—	16			
Input Capacitance	C <sub>in</sub>	—		—	5	10	—	10	pF	




# PACKAGE INFORMATION

T-90-20

In the HD74HC series of HS-CMOS logic, either of plastic DIP and small outline packages can be selected.  
For your ordering, please refer to the following package code.

● Package code of HS-CMOS Logic


## HD74HC XXXXP



### ■ PLASTIC DIP PACKAGE [Unit: mm (inch), scale: 1/1]


● 14-pin type

● 16-pin type



● 20-pin type


● 24-pin type



SMALL OUTLINE PACKAGE [Unit: mm (inch), scale: 1 1/2]

●14-pin type

●16-pin type



●20-pin type

