AN70707

EZ-USB® FX3™ Hardware Design Guidelines and Schematic Checklist

Author: Rizwan Afridi, Hussein Osman

Associated Project: No

Associated Part Family: CYUSB3014

Software Version: N/A

Related Application Notes: None

AN70707 discusses recommended practices for EZ-USB® FX3™ hardware design and the critical items that a developer must consider. The Cypress EZ-USB FX3 is the next generation USB 3.0 peripheral controller. With its highly integrated and flexible features, developers can add USB 3.0 functionality to any system.

Contents

Introduction

The Cypress EZ-USB FX3 has an integrated USB 3.0 and USB 2.0 physical layer (PHY), and a fully configurable, parallel, general programmable interface called GPIF II, which can connect to an external processor, ASIC, or FPGA. EZ-USB FX3 enables data transfers up to 320 MBps from GPIF II to the USB interface.

To successfully add this high throughput pipe to a system, a developer has to consider a number of critical items when designing the system. Because of the packaging and high-performance characteristics of the EZ-USB FX3 device, you should follow the guidelines for trace width, stack up, and other layout considerations to make sure the system will perform as expected.

A reference schematic for the EZ-USB FX3 DVK is available at CYUSB3KIT-001 EZ-USB® FX3™.

Power System

Overview

The EZ-USB FX3 device CYUSB3014 power domains are shown in the block diagram in Figure 1. A description and the voltage settings on each of these domains are provided in Table 1.

Figure 1. EZ-USB FX3 Power Domains Diagram



Table 1. EZ-USB FX3 Power Domains Description

Parameter	Description	Min	Typical	Max	Unit
V_{DD}	Core voltage supply	1.15	1.2 V typical	1.25	V
A_{VDD}	Analog voltage supply	1.15	1.2 V typical	1.25	V
V_{IO1}	GPIF II I/O power domain	1.7	1.8, 2.5 and 3.3 V typical	3.6	V
V_{IO2}	IO2 power domain	1.7	1.8, 2.5 and 3.3 V typical	3.6	V
V_{IO3}	IO3 power domain	1.7	1.8, 2.5 and 3.3 V typical	3.6	V
V_{IO4}	UART/SPI/I2S power domain	1.7	1.8, 2.5 and 3.3 V typical	3.6	V
V_{IO5}	I^2C and JTAG supply domain	1.15	1.2, 1.8, 2.5 and 3.3 V typical	3.6	V
V_{BATT}	USB voltage supply	3.2	3.7 V typical	6	V
V_{BUS}	USB voltage supply	4.0	5 V typical	6	V
C_{VDDQ}	Clock voltage supply	1.7	1.8, 3.3 V typical	3.6	V
$U3TX_{VDDQ}$	USB 3.0 1.2 V supply	1.15	1.2 V typical	1.25	V
$U3RX_{VDDQ}$	USB 3.0 1.2 V supply	1.15	1.2 V typical	1.25	V

Power Modes

EZ-USB FX3 supports different power modes:

- Normal mode: This is the full functional operating mode. In this mode the internal CPU clock and the internal PLLs are enabled.
  - The I/O power supplies VIO2, VIO3, VIO4, and VIO5 may be turned off when the corresponding interface is not in use. VIO1 may not be turned off at any time if the GPIF II interface is used in the application.
  - VBATT is a power input to the USB PHY. It is internally regulated to 3.3 V. When VBUS is greater than 3.7 V, VBUS becomes the primary supply to the USB circuitry unless there is a software override. VBATT pin can be left open if not used.
- Suspend mode with USB 3.0 PHY enabled (L1): Power supply for the wakeup source and core power must be retained. All other power domains can be turned off/on individually.
- Suspend mode with USB 3.0 PHY disabled (L2): Power supply for the wakeup source and core power must be retained. All other power domains can be turned off/on individually.
- Standby mode (L3): Power supply for the wakeup source and core power must be retained. All other power domains can be turned off/on individually.
- Core power down mode (L4): Core power is turned off. All other power domains can be turned off/on individually.

Device Supply Decoupling

Power supply decoupling is critical in ensuring that system noise does not propagate into the device through the power supply. Improper decoupling can lead to jittery signaling, especially on the USB bus, which results in higher CRC error rate and more retries. Decoupling capacitors should be Ceramic type of a stable dielectric. It is important to have the decoupling caps as close to the power pins as possible and short trace runs for the power and ground connections on the EZ-USB FX3 device to solid power and ground planes. Figure 2 shows a sample of decoupling caps placement.

Figure 2. Decoupling Caps Placements



The specific recommendation for the Ceramic capacitor nearest to each EZ-USB FX3 power pin is given in Table 2.

Table 2. Power Domain Decoupling Requirements

Cap Value	Number of Caps	Pin Name
22 uF, 0.01 uF	4 x 0.01 uF, 3 x 0.1 uF, 1 x 22 uF	VDD
0.1 uF, 2.2 uF	1 of each	AVDD
0.1 uF, 22 uF	1 of each	U3TXVDDQ
0.1 uF, 22 uF	1 of each	U3RXVDDQ
0.1 uF, 0.01 uF	1 of each	CVDDQ
0.1 uF, 0.01 uF	1 of each per supply	VIO1-5
0.1 uF	1	VBUS

Inrush Current Consideration and Power Supply Design

When the USB 3.0 Super Speed PHY is enabled for the first time, or a reset event; an initial inrush current is expected on the 1.2 V U3RXVDDQ and U3TXVDDQ supplies for ~10 us. The magnitude of this current can be as high as 800 mA. In order that this inrush current does not cause the common 1.2 V supply to droop to unacceptable levels, care must be taken in the design of the power supply network for these supplies.

If the same 1.2 V supply is also used for the VDD core supply, care must be taken to insure that the level on this supply does not fall too low, as this has the potential to trip the on-chip power-on reset (POR) circuit that will reset the entire chip. The POR circuit can fire if the 1.2 V core VDD

voltage falls down to less than 0.83 V for more than 200 ns. The 1.2 V power network must be designed such that the VDD does not drop below 0.83 V when an inrush event occurs. Proper combination of decoupling capacitors (as specified in the datasheet), inductor chokes and regulator output impedance are required to make this possible.

The following example waveforms show the inrush current (Figure 4) and resultant drop in VDD levels (Figure 5) when the current spike occurs. The results were obtained from a non-optimized power supply design using ***TPS76801QD*** power regulator, 2.2 uF decoupling caps and chokes as shown in Figure 3.

Figure 3. Non-optimized Power Supply Design



Figure 4. Inrush Current (80 mV/0.1 Ω = 800 mA)



Figure 5. 1.2 V Power Domain Voltage Drop (200 mV)



In contrast, an optimized power design shown in Figure 6 below designed using the same regulator (***TPS76801QD***), with the modification of using 22 uF decoupling capacitor and removing the choke from VDD supply, shows a reduction in the inrush (Figure 7) and an improvement in the power supply drop (Figure 8).

Figure 6. Optimized Power Supply Design



Figure 7. Inrush Current (320 mA)



Figure 8. 1.2 V Power Domain Voltage Drop (112 mV)



Customers can choose any regulator with similar specification.

Clocking

The EZ-USB FX3 device can use either a 19.2 MHz crystal or any of 19.2 MHz, 26 MHz 38.4 MHz, or 52 MHz clock as the clocking source.

Crystal

Figure 9 shows the connection of the crystal.

Figure 9. Crystal Circuit



The 19.2 MHz crystal requirements for is listed in Table 3.

Table 3. Crystal Requirements

Parameter	Specification	Unit
Tolerance	±100	ppm
Temp Range	-40 to 85	°F
Load capacitance	12	pF
Drive level	Use Equation-1	mW

The power dissipation of the crystal depends on the drive level of the XTAL-OUT pin (for EZ-USB FX3 this is 1.32 V), the desired frequency (19.2 MHz) and the equivalent resistance of the crystal.

Equation 1. Crystal Drive Level

$$P = I_1^2 R_1 = \left(\frac{V_x}{|Z_1|}\right)^2 R_1$$

$$= [2\pi f (C_0 + C_L) V_x]^2 R_1$$

A compatible crystal's drive level should not exceed the power dissipation limitation of the crystal. Examples of compatible crystals are shown in Table 4, it must be noted that only the NX3225SA was characterized with the EZ-USB FX3, and the rest for the crystals are provided as example using the above equation.

Table 4. Crystal Selection

Device	Max R1 (Ohm) from datasheet	CL eqv (pF)	C0 (pF) estimate	Drive Level using equation 1 (uW)	Max Drive Level (Spec) uW
Epson FA-H20	40	6	3	82	100
ITTI I16	80	6	3	171	300
NX2520SA	50	6	3	107	200
NX3225SA	50	6	3	107	200
Saronix-FL	40	6	3	82	100

Clock

Clock inputs to EZ-USB FX3 must meet the phase noise and jitter requirements specified in the following table.

Table 5. Clock Requirements

Parameter	Description	Specification		Units
		Min	Max	
Phase noise	100 Hz Offset	–	–75	dB
	1 kHz Offset	–	–104	dB
	10 kHz Offset.	–	-120	dB
	100 kHz Offset	–	-128	dB
	1 MHz Offset	–	-130	dB
Maximum frequency deviation		–	150	ppm
Duty cycle		30	70	%
Overshoot		–	3	%
Undershoot		–	-3	%
Rise time/fall time		–	3	ns

Based on the clocking option that is used, the frequency select, FSLC[2:0], lines can be tied to power, through a weak pull-up resistor, or to ground. Table 6 shows the values of FSLC[2:0] for the different clocking options.

Table 6. Frequency Select Configuration

FSLC[2]	FSLC[1]	FSLC[0]	Crystal/Clock Frequency
0	0	0	19.2 MHz crystal
1	0	0	19.2 MHz input clock
1	0	1	26 MHz input clock
1	1	0	38.4 MHz input clock
1	1	1	52 MHz input clock

CVDDQ supply is the supply associated with the clock input. It should be set to the same voltage level as the external clock input (if any).

If only external clock input is used, the XTALIN and XTALOUT pins can be left unconnected. If only crystal clocking is used, the CLKIN pin can be left unconnected.

Watchdog Timer

A 32.768 kHz clock input can be used for watchdog timer operation during Standby mode. This may be optionally supplied by an external source.

Table 7. Wachdog Timer Requirements

Parameter	Min	Max	Unit
Duty Cycle	40	60	%
Frequency Deviation	-	±200	ppm

GPIF II Interface

EZ-USB FX3 offers a high-performance general programmable interface, GPIF II. This interface enables functionality similar to but more advanced than FX2LP's GPIF and Slave FIFO interfaces. AN65974 "Designing with the EZ-USB FX3 Slave FIFO Interface" and AN75779 "Interfacing the EZ-USB FX3 to an Image Sensor in UVC Framework" are two popular application notes regarding the GPIF interface.

Following are some general design guidelines for the EZ-USB FX3's GPIF II interface.

- The maximum frequency of the GPIF II interface is 100 MHz. It is recommended that all lines on the GPIF II bus should be length matched within 500 mils. We also recommend using 22-Ohm series termination resistors
- If the GPIF lines are to be routed for more than 5 inches or routed through a medium, which can cause impedance mismatch, we recommend doing signal integrity simulation using the EZ-USB FX3 IBIS model, available at CYUSB3KIT-001 EZ-USB® FX3™ and come up with a termination.
- GPIO[16] (PCLK) should be used as the GPIF II clock signal in all synchronous interfaces.
- GPIO[32:30] (PMODE[2:0]) signals should be configured appropriately at FX3 boot-up. After boot-up, these signals can be used as GPIOs.
- INT# signal cannot be used as a GPIO.

I²C Interface

EZ-USB FX3 has an I²C interface compatible with the I²C Bus Specification Revision 3. EZ-USB FX3's I²C interface is capable of operating as I²C Master only. For example, EZ-USB FX3 may boot from an EEPROM connected to the I²C interface, as a selectable boot option. EZ-USB FX3's I²C Master Controller also supports Multi-master mode functionality.

The power supply for the I²C interface is VIO5, which is a separate power domain from the other serial peripherals. This is to allow the I²C interface the flexibility to operate at a different voltage than the other serial interfaces.

The bus frequencies supported by the I²C controller are 100 kHz, 400 kHz, and 1 MHz. When VIO5 is 1.2 V, the maximum operating frequency supported is 100 kHz. When VIO5 is 1.8 V, 2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz and 1 MHz.

If an external EEPROM is used on the I²C bus for firmware image booting, 2 kΩ pull-up resistors should be placed on the SCL and SDA lines for proper operation as shown in Figure 10.

Figure 10. I²C Configuration



Low Performance Peripherals (LPP)

JTAG

EZ-USB FX3 has a JTAG interface to provide a standard five-pin interface for connecting to a JTAG debugger. This feature enables the debugging of the firmware through the CPU core's on-chip debug circuitry. There is no need for external pull up/down on the JTAG signals as the JTAG signals TDI, TMC, TRST# signals have fixed 50 kΩ internal pull-ups and the TCK signal has a fixed 10 kΩ pull-down resistor.

I²S

EZ-USB FX3 has an I²S port to support external audio codec devices. EZ-USB FX3 functions as an I²S master (transmitter only). EZ-USB FX3 can generate the system clock as an output on the I2S_MCLK line or accept an external system clock input on the same line.

SPI and UART

EZ-USB FX3 supports an SPI master interface on the serial peripherals port. The SPI GPIOs are shared with the UART GPIOs. There should be no pull up/down on MOSI and MISO signals. Figure 11 shows the correct SPI signal connection using the M25P40-VMN6TPB SPI device.

Figure 11. SPI Configuration



Booting

EZ-USB FX3 can be either the main processor in a system or a co-processor to another main processor. The booting option you use depends on the specific system implementation. PMODE[2:0] configures the boot option and can be connected directly to the main processor or hardwired on the board depending on the booting option that will be used. The following table shows the levels of the PMODE[2:0] signals required for the different booting options.

Table 8. PMODE Signals Setting

PMODE[2:0]	Boot from
Z00	Sync ADMUX (16-bit)
Z01	Async ADMUX (16-bit)
Z11	USB boot
Z0Z	Async SRAM (16-bit)
Z1Z	I²C, on failure, USB boot is enabled
1ZZ	I²C only
0Z1	SPI, on failure, USB boot is enabled

Note Z = High-Z, Open drain, No connect

We recommend adding pull-up and pull-down options on the PMODE[2:0] signals and load the combination needed for preferred booting option. This will give the flexibility to debug the system during early development.

EMI and ESD Considerations

You must consider EMI and ESD on a case-by-case basis relative to the product enclosure, deployment environment, and regulatory statutes. This application note does not give specific recommendations regarding EMI, EZ-USB FX3 meets EMI requirements outlined by FCC 15B (USA) and EN55022 (Europe) for consumer electronics. EZ-USB FX3 can tolerate reasonable EMI,

which is conducted by the aggressor, outlined by these specifications and continue to function as expected. However this application note gives general EMI and ESD considerations. Refer to Appendix A – PCB Layout Tips for general information on PCB layout techniques. You can also refer 'Appendix A: PCB Layout Tips of AN61290 - PSoC® 3 and PSoC 5 Hardware Design Considerations', which has a list of layout tips to improve EMI/EMC and also have reference books on this topic.

EZ-USB FX3 has built-in ESD protection on the D+, D- and GND pins on the USB interface. The ESD protection levels provided on these ports are:

- ±2.2 kV human body model (HBM) based on ±6 kV Contact Discharge and ±8 kV Air Gap Discharge based on IEC61000-4-2 level 3A
- ±8 kV Contact Discharge and ±15 kV Air Gap Discharge based on IEC61000-4-2 level 4C.

This protection ensures the device will continue to function after ESD events up to the levels stated.

The SSRX+, SSRX-, SSTX+, SSTX- pins have only up to ±2.2 kV human body model (HBM) internal ESD protection.

You can include additional protection to these pins by using high performance, low capacitance external ESD devices (SP3010-04UTG), as shown in Figure 12. To prevent an effect on the performance of this bus, the added capacitance should not exceed 0.5 pF.

Figure 12. Low Capacitance External USB SuperSpeed ESD Protection



In terms of EMI, all signal and clock traces emit electromagnetic (EM) radiation when they switch from one level to another. To meet the various standards in different countries, these emissions must be minimized. You can use several techniques to lower EM emissions:

- Consider putting the power and ground planes as the outside layers with signal layers underneath.
- Always have solid copper fills beneath integrated circuits and clocks.
- Ensure an adequate ground return path for all signals.
- Minimize the trace length of high speed, high current traces.

FX3 Device Package Dimensions

EZ-USB FX3 is packaged on a 10 x 10 mm, 0.8 mm pitch ball grid array (BGA). The recommended pad size is 0.241 mm (9.5 mil).

Figure 13. EZ-USB FX3 Package Dimension



Electrical Design Consideration

USB 3.0 protocol enhances USB speed up to 5 Gbps. By including SuperSpeed lines along with High Speed lines, it is backward compatible with the USB 2.0 specification. Both buses require a greater level of attention to electrical design. Careful attention to component selection, supply decoupling, signal line impedance, and noise are required when designing for SuperSpeed USB. These physical issues are mostly affected by the PCB design. Refer to Appendix A – PCB Layout Tips for general information on PCB layout techniques.

USB 3.0 SuperSpeed Design Guidelines

EZ-USB FX3 has SuperSpeed USB lines and High Speed USB lines. Use the following best practices when designing with these busses:

For detailed High Speed routing guidelines, see AN1168 – High-Speed USB PCB Layout Recommendations.

- Minimize USB lines as much as possible. These should be routed first to make sure certain recommendations on this list are achievable. Long traces affect the transmitter quality and introduce intersymbol interference (ISI) on the receive side.
- The polarity can be swapped on the USB 3.0 differential pairs. Polarity detection is done automatically by the USB 3.0 PHY during link training, as define in the USB 3.0 specification section 6.4.2, and does not require any additional changes to device Firmware. Given the different USB connectors pin-out, the polarity inversion mechanism can be utilized to ensure that USB traces do not cross each other.

- Tie the R_USB2 pin to ground through a 1% 6.04 kΩ precision resistor. R_USB3 pin should be tied to ground through a 1% 200 Ω precision resistor.

  Figure 14. USB2 and USB3 Reference Resistors



- USB 3.0 traces require additional AC coupling capacitors (0.1 uF) placed on the SS_TX lines. Place these capacitors symmetrically and close to the EZ-USB FX3 device.

  Figure 15. SuperSpeed TX Line Decoupling Caps



- Two immediate planes underneath these AC coupling capacitors should have a cut out in the shape of these capacitors to avoid extra capacitance on the lines because of the capacitor pads. Figure 16 shows the proper layout of the decoupling caps.

  Figure 16. SuperSpeed TX decoupling Caps Layout



- USB signal line impedance should be 90 Ω differential (±7%).
- Keep trace spacing between differential pairs consistent to avoid impedance mismatches as shown in the following figure.

Figure 17. Differential Pairs Impedance Matching Techniques



- All SS signal lines should be routed entirely over a solid ground plane on an adjacent layer. Splitting the ground plane underneath the SS signals increases loop inductance, introduces impedance mismatches and increases electrical emissions. Figure 18 shows a solid ground plain under the SuperSpeed signal.

  Figure 18. Solid Ground Plain under the SuperSpeed Signal



- Differential SS pair trace lengths should be matched within 0.12 mm (5 mils). The HS D+ and D– signal trace lengths should be matched within 1.25 mm (50 mils). Adjustment for HS signals should be made near the USB receptacle, if necessary. Adjustments for SS Rx signals should be made near the USB receptacle, while adjustments for SS Tx signals should be made near the device, if necessary. An example for length matching for the SuperSpeed signal is shown in Figure 19.

Figure 19. SuperSpeed Signal Length Matching



- The number of layers on the PCB should at least be four. To maintain 90 Ω differential impedance, use a solid reference power plane.
- Any time two pairs of USB traces cross each other in different layers, a ground layer should run all the way between the two USB signal layers as illustrated in Figure 20.

  Figure 20. Ground Insertion



- If signal routing has to be changed to another layer, continuous grounding has to be maintained to ensure uniform impedance throughout. To achieve this, ground vias should be placed next to signal vias as shown in Figure 21. The distance between the signal and ground vias should be at least 40 mils.

Figure 21. Ground Vias



- Maintain constant trace width in differential pairs to avoid impedance mismatches as shown in following figure.

  Figure 22. Differential Pairs Placements



Table 9 defines the recommended parameters mentioned in the previous figure.

Table 9. USB Traces Specification

S	Intra pair spacing	8 mils
W	Trace width	11 mils
g	Minimum gap b/w trace and other planes	8 mils

- Avoid stubs on all USB lines. If pads are needed on the lines for probing purposes, they should not extend out of the trace in the form of a stub. An illustration is shown in Figure 23.

Figure 23. Probing Pads Placement



- Void for vias on the SS signal lines should be common for the differential pair. Having a common void, as shown in figure, maintains better impedance matching in comparison to separate vias.

Figure 24. Void VIAS Placement For SS Traces



- Since the Micro B receptacle is a surface mount receptacle, the USB signals can be routed entirely on the same layer as the EZ-USB FX3 device and the USB 3.0 Micro B receptacle, as shown in the Figure 25. Also the layout is shown in Figure 26.

Figure 25. Micro-B receptacle Placement



Figure 26. Micro-B receptacle Layout



- It is highly recommended that, when using a standard B receptacle (through hole receptacle), the USB signal lines be connected to the receptacle pins on the opposite layer of where the receptacle is placed as shown in Figure 27 and Figure 28. For example, if the standard B receptacle is placed on the top layer, the signal lines should connect to the receptacle pins on the bottom layer. This prevents the unnecessary stubs due to the USB receptacle pins. A diagram of the recommended layout versus the stub producing layout is illustrated in details in Figure 29 and Figure 30 respectively. To avoid introduction of vias, the EZ-USB FX3 device can be placed on the opposite layer of the standard B receptacle. In this case, the USB traces can be routed entirely on the same layer.

Figure 27. Standard-B Receptacle Placement



Figure 28. Standard-B Receptacle Layout



Both routing schemes mentioned earlier are tested to work at SS trace length of up to three inches.

Figure 29. USB Signals Connected on the Opposite Side of the Standard Type-B USB Receptacle



Figure 30. USB Signals Connected on the Same Side of the Standard Type-B USB Receptacle



- Connect the “shield” pins on the USB 3.0 receptacle to ground through an inductor for AC isolation.
- On the USB signal lines, use as few bends as possible. Do not use a 90-degree bend. Use 45 degrees or rounded (curved) bends if necessary. An illustration is shown in Figure 31.

Figure 31. USB Signal Bends



Not recommended



Recommended



Recommended

- To avoid cross talk, do not place the differential pairs close to other differential pairs, clock signals, or any other high-speed signals.
- Figure 32 shows an example of routing the USB signals from the EZ-USB FX3 device to the USB 3.0 Micro B receptacle. Each differential pair should be kept uniform throughout the trace. Place AC coupling caps as close to the device as possible. ESD devices should be placed as close to the receptacle as possible.

Figure 32. USB Signals Layout Example



Appendix A – PCB Layout Tips

There are many classic techniques for designing PCBs for low noise and EMC. Some of these techniques include:

- **Multiple layers:** Although they are more expensive, it is best to use a multi-layer PCB with separate layers dedicated to the V_{SS} and V_{DD} supplies. This gives good decoupling and shielding effects. Separate fills on these layers should be provided for V_{SSA}, V_{SSD}, V_{DDA}, and V_{DDD}.

  To reduce cost, a 2-layer or even a single-layer PCB can be used. In that case you must have a good layout for all V_{SS} and V_{DD}.

- **Component Position:** You should separate the different circuits on the PCB according to their electromagnetic interference (EMI) contribution. This will help reduce cross-coupling on the PCB. For example, you should separate noisy high current circuits, low voltage circuits, and digital components.

- **Ground and Power Supply:** There should be a single point for gathering all ground returns. Avoid ground loops, or minimize their surface area. All component-free surfaces of the PCB should be filled with additional grounding to create a shield, especially when using 2-layer or single-layer PCBs.

  The power supply should be close to the ground line to minimize the area of the supply loop. The supply loop can act as an antenna and can be a major emitter or receiver of EMI.

- **Decoupling:** The standard decoupler for external power is a 100 µF capacitor. Supplementary 0.1 µF capacitors should be placed as close as possible to the V_{SS} and V_{DD} pins of the device, to reduce high frequency power supply ripple.

  Generally, you should decouple all sensitive or noisy signals to improve electromagnetic compatibility (EMC) performance. Decoupling can be both capacitive and inductive.

- **Signal Routing:** When designing an application, the following areas should be closely studied to improve EMC performance:
  - Noisy signals, for example signals with fast edge times
  - Sensitive and high impedance signals
  - Signals that capture events, such as interrupts and strobe signals

To increase EMC performance, keep the trace lengths as short as possible and isolate the traces with V_{SS} traces. To avoid crosstalk, do not route them near to or parallel to other noisy and sensitive traces. For more information, several references are available:

- The Circuit Designer's Companion, Second Edition, (EDN Series for Design Engineers) by Tim Williams
- PCB Design for Real-World EMI Control (The Springer International Series in Engineering and Computer Science), by Bruce R. Archambeault and James Drewniak
- Printed Circuits Handbook (McGraw Hill Handbooks), by Clyde Coombs
- Emc and the Printed Circuit Board: Design, Theory, and Layout Made Simple, by Mark I. Montrose
- Signal Integrity Issues and Printed Circuit Board Design, by Douglas Brooks

Document History

Document Title: AN70707 - EZ-USB® FX3™ Hardware Design Guidelines and Schematic Checklist

Document Number: 001-70707

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3312933	HFO	07/14/2011	New application note.
*A	3381402	MRKA	09/23/2011	Updated trace adjustment diagram. Updated via void diagram. Updated AC coupling capacitors diagram.
*B	3490652	MRKA	01/11/2011	Added 'Schematic design checklist' before the recommendations Added GPIF II Interface section Updated decoupling capacitor recommendation table Changed heading of the package detail section to 'FX3 Package Dimensions' Updated USB signal routing schemes using standard and micro B receptacles
*C	3729135	ROSM	09/18/2012	Replaced the "F" symbol in the Booting section with High-Z Added Crystal and Clock specification and added a list of compatible crystals Added Inrush Consideration and Power Supply Design section Added decoupling cap placement sample Added values for termination resistors Added ESD part number and placement example Updated the loading capacitance requirements for the external USB 3.0 ESD Added Links to schematic and IBIS model Added the location of USB3.0 Polarity Inversion section in the USB 3.0 Spec Added GPIF example Application Notes numbers Added I2C, SPI/UART, I2S Consideration Added Images and tables numbers Added table of Content section Changed the VBUS min to 4.0 V Changed to standby mode support for the 32.768 kHz clock input Added Appendix A
*D	3765036	OSG	10/03/2012	Updated Figure 21 Title

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc cypress.com/go/plc
Memory	cypress.com/go/memory
Optical Navigation Sensors	cypress.com/go/ons
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/usb
Wireless/RF	cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 5

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com